

Rao Bahadur Y. Mahabaleswarappa Engineering College, Ballari Department of Electronics & Communication Engineering



COURSE FILE

Academic Year: 2020-21

(ODD/EVEN)

Faculty Name	MAS. ASHWINI.K
Course Name	Basic Electronics
Course Code	18ELN24
Sem/Sec	II/B
Verified By	Speake





CONTENT

- 1. Institute Vision and Mission
- 2. Department Vision and Mission, PEOs
- 3. POs and PSOs
- 4. COs, CO-PO Mapping and Justification
- 5. VTU, College and Department Calendar
- 6. Individual Time Table
- 7. Course Plan
- 8. Course Execution summary
- 9. Course Assessment and Evaluation
- 10. Assignment Questions-I
- 11. Internal Assessment Test-I Question Paper
- 12. Scheme of Evaluation IA Test-I
- 13. IA- I Performance Analysis
- 14. Assignment Questions-II
- 15. Internal Assessment Test-II Question Paper
- 16. Scheme of Evaluation IA Test-II
- 17. IA- II Performance Analysis
- 18. Assignment Questions-III
- 19. Internal Assessment Test-III Question Paper
- 20. Scheme of Evaluation IA Test-III
- 21. IA- III Performance Analysis
- 22. Remedial and tutorial classes information
- -23. Final Internal, Assignment and External Marks
- 24. Course Exit Survey
- 25. Course Self Assessment Report
- 26. Direct and Indirect Attainment of COs, POs, PSOs.
- 27. CO Attainment Gap Analysis
- 28. Instructor Report (Innovative Practices)
- 29. VTU Question Papers
- 30. Course Plan (Lab)
- 31. Course Outcomes (Lab)
- 32. COs, CO-PO/PSO Mapping and Justification(Lab)
- 33. Lab Evaluation Report
- 34. Lab Viva Questions
- 35. Content Beyond Syllabus
- 36. Direct and Indirect Attainment of COs, POs, PSOs.
- 37. CO attainment Gap Analysis
- 38. Any other related document





VISION AND MISSION OF THE INSTITUTE AND DEPARTMENT

VISION OF THE INSTITUTION

To Produce Professionally Excellent, Knowledgeable, Globally Competitive and Socially Responsible Engineers and Entrepreneurs.

MISSION OF THE INSTITUTION

M1	To Provide Quality Education in Engineering and Management.									
M2	To Establish a Continuous Industry-Institute Interaction, Participation and Collaboration to Contribute Skilled Engineers.									
МЗ	To Develop Human Values, Social Values, Entrepreneurship Skills and Professional Ethics among the Technocrats.									
M4	To Focus on Innovation and Development of Technologies by Engaging in Cutting Edge Research areas.									

VISION OF THE DEPARTMENT

To Produce Professionally Excellent, Knowledgeable, Globally Competitive and Socially Responsible Electronics and Communication Engineers and Entrepreneurs.

MISSION OF THE DEPARTMENT

M1	To Provide Quality Education in Electronics and Communication Engineering.
M2	To Establish a Continuous Industry-Institute Interaction, Participation and Collaboration to Contribute Skilled Electronics and Communication Engineers.
М3	To Develop Human Values, Social Values, Entrepreneurship Skills and Professional Ethics among the Technocrats.
M4	To Focus on Innovation and Development of Technologies by Engaging in Electronics and Communication Research areas.





PROGRAM EDUCATIONAL OBJECTIVES (PEOs)

PEO1	Graduates of Electronics & Communication Engineering course will have successful
	professional career.
PEO2	Graduates of Electronics & Communication Engineering course will pursue higher education or to become an Entrepreneur.
PEO3	Graduates of Electronics & Communication Engineering course will have ability for lifelong learning and to serve the society.

PROGRAM SPECIFIC OUTCOMES (PSO)

PSO 1	Ability to Design, Develop and Test the Electronics Circuits & Communication
<u> </u>	Systems.
PSO 2	Ability to Develop Excellent Programming and Problem Solving skills in the field
	of Embedded System.





PROGRAM OUTCOMES (PO)

• PO 1	Enginearing	Apply the Investigation of
TOI	Engineering	Apply the knowledge of mathematics, science, engineering
	Knowledge	fundamentals, and an engineering specialization to the solution of
PO 0		complex engineering problems.
PO 2	Problem	Identify, formulate, review research literature, and analyze
	Analysis	complex engineering problems reaching substantiated conclusions
		using first principles of mathematics, natural sciences, and
	<u> </u>	engineering sciences.
PO 3	Design/	Design solutions for complex engineering problems and design
	Development of	system components or processes that meet the specified needs
	Solutions	with appropriate consideration for the public health and safety,
		and the cultural, societal, and environmental considerations.
PO 4	Conduct	Use research-based knowledge and research methods including
	investigations	design of experiments, analysis and interpretation of data, and
	of complex	synthesis of the information to provide valid conclusions.
•	problems	by the information to provide valid conclusions.
PO 5	Modern tool	Create select and apply appropriate to-being
	usage	Create, select, and apply appropriate techniques, resources, and modern engineering and IT tools including prediction and
		modeling to complex engineering and including prediction and
		modeling to complex engineering activities with an understanding of the limitations.
PO 6	The engineer	
100	The engineer	Apply reasoning informed by the contextual knowledge to assess
	and society	societal, health, safety, legal and cultural issues and the
		consequent responsibilities relevant to the professional
70.5	-	engineering practice.
PO 7	Environment	Understand the impact of the professional engineering solutions
	and	in societal and environmental contexts, and demonstrate the
	sustainability	knowledge of, and need for sustainable development.
PO8	Ethics	Apply ethical principles and commit to professional ethics and
		responsibilities and norms of the engineering practice.
PO 9	Individual and	Function effectively as an individual, and as a member or leader
	team work	in diverse teams, and in multidisciplinary settings.
PO 10	Communication	Communicate effectively on complex engineering activities with
		the engineering community and with society at large such as
		being able to comprehend and write effective reports and design
		documentation, make effective presentations, and give and
		receive clear instructions.
PO 11	Project	Demonstrate knowledge and understanding of the engineering
	management	and management principles and apply these to one's own work, as
ļ	and finance	a member and leader in a team, to manage projects and in
]		multidisciplinary environments.
PO 12	Life-long	Recognize the need for, and have the preparation and ability to
	learning	engage in Independent and life long looming in all the
	real ning	engage in Independent and life-long learning in the broadest
<u> </u>		context of technological change.



RAO BAHADUR Y. MAHABALESWARAPPA ENGINEERING COLLEGE, BALLARI DEPARTMENT OF ELECTRONICS & COMMUNICATIONENGINEERING



Name of the Staff: Vinay A, Sharna gouda patil, Prashanth Keni, Sudharshan B, Aswini.k.									
Course Name: BASIC ELECTRONICS									
Course Code: 18ELN14	Sem:	1	Year	2020-21 ,					

COURSE	OUTCOME STATEMENTS
	At the end of the course, students will be able to
C128.1	Summarize the operation, characteristics of diodes, FETs, SCR, Operational amplifiers, IC regulators, astable oscillator using 555 timers and Communication Systems.(L2)
C128.2	Explain the applications of diodes, BJT, SCR, and Operational amplifiers.(L2)
C128.3	Interpret Oscillators and feedback amplifiers.(L2)
C128.4	Explain the different types of number systems; construct the combinational and sequential circuits using flip flops.(L2)

	PO I	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO	PSO
C128.1	3	2								10	11.	12	1	
C128.2	3	2						<u>!</u>	_					
C128.3	3	2		i I								:		
C128.4	3	2		i		 							-	<u> </u>
AVG	3	2				;				<u> </u>		_	-	



RAO BAHADUR Y. MAHABALESWARAPPA ENGINEERING COLLEGE, BALLARI DEPARTMENT OF ELECTRONICS & COMMUNICATIONENGINEERING



CO		BTL	Mapping	Justification	Action	Hou
C128.1	PO1	L1, L2	3	Characteristics of diodes, FETs, SCR contribute to Engineering basics.	Verbs Define, Explain,	12 out
	PO2	Ll	2	Operational amplifiers, IC regulators, astable oscillator using 555 timers and Communication Systems contribute to Problem Analysis.	Outline	of 50
C128.2	PO1	L2,	3	Applications of diodes, BJT, SCR, and Operational amplifiers contribute to Engineering basics.	What, Outline,	13 out
· - ·- ·- ·-	PO2	L2	2	Applications of diodes, BJT, SCR, and Operational amplifiers contribute to Problem Analysis.	Explain, Find	of 50
C128.3	PO1	L2	3	Oscillators and feedback amplifiers contribute to Engineering basics.	Explain	13 out
	PO2	Oscillators and for Problem Analysis		Oscillators and feedback amplifiers contribute to Problem Analysis.		of 50
C128.4	PO1	L1, L2,	3	Number systems, flip flops contribute to Engineering basics	Compare, Recall	12 out
	PO2 2			Number systems, flip flops contribute to Problem Analysis.	Explain, Find	of 50

Note:

4 Hours of 50 Hours Mapping Strength is 1

8 Hours of 50 Hours Mapping Strength is 2

12 Hours of 50 Hours Mapping Strength is 3

College Chardinator

Staff Signature



Acqueille Calellaat of paper settleseers of on valle

Semesters .	IV semester B.E./B.Tech.	IV semester B.Arch./ B.Plan.	VI semester B.E./B.Tech.	VI semester B.Plan./B.Arch	VIII semester B.E./B.Tech.	VII semester B.Plan./B.Arch
Commencement of EVEN Semester	19.04.2021	19.04.2021	19.04.2021	19.04.2021	19.04.2021	19.04.2021
Last Working day of EVEN Semester	07.08.2021	07.08.2021	07.08.2021	07.08.2021	20.07.2021	20.07.2021
Practical Examinations	09.08.2021 To 19.08.2021	09.08.2021 To 19.08.2021	09.08.2021 To 19.08.2021			
Theory Examinations	23.08.2021 To 09.09.2021	23.08.2021 To 09.09.2021	23.08.2021 To 09.09.2021	10.08.2021 To 31.08.2021	#22.07.2021 To 30.07.2021 .	#22.07.2021 To 30.07.2021
Internship		_	_	_		<u>:</u>
Internship Viva-Voce					02.08.2021 To 06.08.2021	
Professional training / Organization study						
Commencement of ODD Semester	13.09.2021	13.09.2021	13.09.2021	13.09.2021		09.08.2021 (IX sem Arch)

- The classroom sessions for even the semester should commence from the dates mentioned above. The classroom sessions for all the semesters would be in Offline /Online/blended mode until further orders.
- The Institute needs to function for six days a week with additional hours (Saturday is a full working day). #if required the college can plan to have extra classes even on Sundays also.
- If any of the above dates are declared to be a holiday then the corresponding event will come into effect on the next working day.
- Notification regarding the Calendar of Events relating to the conduct of University Examinations will be issued by the Registrar (Evaluation) from time to time.
- The faculty/staff shall be available to undertake any work assigned by the University.
- Academic Calendar may be modified based on guidelines/directions issued in the future by MHRD/UGC/AICTE/State Government.
- Revised Academic Calendar is also applicable for Autonomous Colleges. In case if any changes are to be affected by Autonomous
 Colleges in the academic terms and examination schedule, they could do so with the approval of the University.

REGISTRAR

7



	-		١.
	100	٠,	
3			3
28747	014-612		160

	**			4.4	A Company of the Comp	and retail officers of	and the second of the second o	in the second se	
te				e & Jarl		الوراق المقارية وسأأ	200	e de la compania del compania del compania de la compania del compania del compania de la compania de la compania del	
	Elista illiera desse		TUSIN'S						NAMES OF THE PROPERTY OF THE P
1		7	WIDWINAY	,		2	HONDAY	11	
1			THURSDAY			1	TUBLOAY		71047
4		•	FRIDAY			. .	WEDGESORY		SATURDAY
•		,	JATUR AY	8		4			
6		9. W	ALCONOMIC TO A SECURITY OF THE	•	TUESDAY	41		- 6	
**		,	MONEAY	7	WIDNESDAY	n 14.		,	TUE:OAY
. 8			TUESCAY		THURSDAY				
9		4	WEDNESDAY	•	FROAY	•		•	TRUCKDAY
10		10	THURSDAY	gjour lawr. Gelen Lylia	e agradus per minimus agrando y defendado y defendado y defendado y defendado y defendado y defendado y defenda	19	RIBBAY	10	
11)1	FRIDAY	$\S_{2n} : \Psi$		17	VIDMESDAY	32	
IJ		12	SATURDAY	17	MONDAY	1.2	THURSDAY		PERSONAL CONTRACTOR
13				13	TUESDAY	13		1.3	
14		34	MONDAY	14	WEDNESDAY	Made		14	TABLET
15	a ili facilia i	15	TUESDAY	15	THURSDAY		Party of the Control	15	
J.	والمناهدة والمستقالية		LICENSON.	34		16	AND THE REAL PROPERTY.	16	
17		17	TWUSDAY	a de la compansión de l		27		17	
18	er ist silvakere	38	FRIDAY			19	WEDNESONY	in	. San Maria
15	WEIGHT !	19	SATURDAY	19	MONTH!	19	THERMAN	art Maria	
.			i a i a i a i a i a i a i a i a i a i a	20	TUESDAY	20		es, res que compe	
		21		23		grange E	Comment of the second of the s		
32	SERVE			22	TARREDAY				
and in the sale			Pilos Additi	22	(ESCAY				
7.1				100,000				_ 23	
			Standard Design		SIREN	24		34	
26					BORN	10			
S 44 2		32 100 100 100 100 100							to begin that you are a property or the company of
2					TURON	2)	alis Tibin I. () 📆 🖼 a	77	A VALUE OF THE SECOND
			de a sin de gradente			2		7	
						and the second second	Control of the Contro	12-11-1-11-11-11-1	• ACT AND AND AND ARREST COMPANY OF A PROPERTY OF A PARTY OF A PAR
						and the second second	Control of the Contro	12-11-1-11-11-11-1	• ACT AND AND AND ARREST COMPANY OF A PROPERTY OF A PARTY OF A PAR
						and the second second	Control of the Contro	12-11-1-11-11-11-1	
						and the second second	Control of the Contro	12-11-1-11-11-11-1	
						and the second second	Control of the Contro	12-11-1-11-11-11-1	







RaoBahadur Y Mahabaleswarappa Engineering College, Ballari Department of Electronics and Communication Engineering



<u>Academic Calendar of Events</u> <u>EVEN Semester 2020-21(April 2021-Sept 2021)</u>

	III, V& VII Sem B.E/B.Tech
Pre Placement Training	For VI Semester Students of all Branches from 20 th to 25 th Sep 2021
Commencement of ODD Semester	19 th April 2021
Admission Publicity in and around Ballari	March 2021
Six Days National Webinar on "Intellectual Property Rights and IP Management for Start - up" by Mrs. Priyadarshini Singh ,Research Scholar	26 th April to 1 st may
I Internal Assessment Test	10 th , 11 th & 12 th June 2021 (Thu, Fri & Sat- Online)
Last date for sending IA Marks (SMS)	14 st June 2021
Parents Meet	15 ^h June 2021
2nd International Virtual Conference on "Futuristic Trends in Embedded Systems and Networking" ICFTEN 2021 in association with IFERP and RYMEC	7 th -8 th July 2021
II Internal Assessment Test	16th, 17th & 18 th July 2021 (Tue, Wed & Thu-Online)
Last date for sending IA Marks (SMS)	19 th July 2021
Parents Meet	20 th July 2021
Department forum "Talentronics"	2 nd August 2021
Current Covid 19 Situation and How to Overcome All Diseases by Dr. Khadar Vali	2 nd August 2021
Mini project exhibition for 8 th sem students	4 th august 2021
Farewell day for final year students	8 th August 2021
Six Days Workshop on Basics of Machine Learning using Python	30 th August to 4 th Sept 2021
III Internal Assessment Test	12 th ,13 th &14 th August 2021 (Thu, Fri & Sat-Online)
Last date for sending IA Marks (SMS)	15 th August 2021
Mini project exhibition for 6 th sem students	18 th august 2021
Parents Meet	16 th August 2021
Last Working Day	07/08/2021
Practical Examination	09/08/2021 to 19/08/2021
Theory Examination	23/08/2021 to 09/09/2021
NBA SAR audit by Ms. Manisha.	7 th Sept 2021
NAAC Presentation by DR H Girish ,Coordinator and Dean	13 th Sept 2021
Commencement of EVEN Semester	13/09/2021 Head of the Department of the Departm

Electronics & Communication Englander, R. Y. M. Engineering College, (Formerly VijayAGP Engg. College)
BELLARY-583 TO4.

BASIC ELECTRONICS

Semester	: 1/11	CIE Marks	: 40
Course Code	: 18ELN14/24	SEE Marks	: 60
Teaching Hours/week (L:T:P)	: 2:2:0	Exam Hours	: 03
	Credits: 03		

Course Objectives:

This course will enable students to:

- Understand characteristics, operation and applications of the diodes, bipolar junction transistors, field effect transistors, SCRs and operational amplifiers in electronic circuits.
- Understand different number systems and working of fundamental building blocks of digital circuits.
- Understand the principle of basic communication system and mobile phones.

MODULE

Semiconductor Diodes and Applications:

p-n junction diode, Equivalent circuit of diode, Zener Diode, Zener diode as a voltage regulator, Rectification-Half wave rectifier, Full wave rectifier, Bridge rectifier, Capacitor filter circuit (2.2, 2.3, 2.4 of Text 1).

Photo diode, LED, Photo coupler. (2.7.4, 2.7.5, 2.7.6 of Text 1).

78XX series and 7805 Fixed IC voltage regulator (8.4.4 and 8.4.5 of Text 1).

(RBT Levels : L1, L2 & L3)

MODULE-2

FET and SCR:

Introduction, JFET: Construction and operation, JFET Drain Characteristics and Parameters, JFET Transfer Characteristic, Square law expression for I_m Input resistance, MOSFET: Depletion and Enhancement type MOSFET-Construction, Operation, Characteristics and Symbols, (refer 7.1, 7.2, 7.4, 7.5 of Text 2), CMOS (4.5 of Text 1).

Silicon Controlled Rectifier (SCR) – Two-transistor model, Switching action, Characteristics, Phase control application (refer 3.4 upto 3.4.5 of Text 1).

(RBT Levels : L1, L2 & L3)

MODULE3

Operational Amplifiers and Applications:

Introduction to Op-Amp, Op-Amp Input Modes, Op-Amp Parameters-CMRR, Input Offset Voltage and Current, Input Bias Current, Input and Output Impedance, Slew Rate (12.1, 12.2 of Text 2).

Applications of Op-Amp - Inverting amplifier, Non-Inverting amplifier, Summer, Voltage follower, Integrator, Differentiator, Comparator (6.2 of Text 1).

(RBT Levels : L1, L2 & L3)

MODULE-4

BJT Applications, Feedback Amplifiers and Oscillators:

BJT as an amplifier, BJT as a switch. Transistor switch circuit to switch ON/OFF an LED and a lamp in a power circuit using a relay (refer 4.4 and 4.5 of Text 2). Feedback Amplifiers Principle, Properties and advantages of Negative Feedback, Types of feedback, Voltage series feedback, Gain stability with feedback (7.1-7.3 of Text 1).

Oscillators – Barkhaunsen's criteria for oscillation, RC Phase Shift oscillator, Wien Bridge oscillator (7.7-7.9 of Text 1).

IC 555 Timer and Astable Oscillator using IC 555 (17.2 and 17.3 of Text 1).

(RBT Levels: L1, L2 & L3)

MODULE 5

Digital Flectronics Fundamentals:

Difference between analog and digital signals, Number System-Binary, Hexadecimal, Conversion- Decimal to binary, Hexadecimal to decimal and vice-versa, Boolean algebra, Basic and Universal Gates, Half and Full adder, Multiplexer, Decoder, SR and JK flip-flops, Shift register, 3 bit Ripple Counter (refer 10.1-10.7 of Text 1).

Basic Communication system, Principle of operations of Mobile phone (refer 18.2 and 18.18 of Text 1).

(RBT Levels: L1 & L2)

Course Outcomes;

After studying this course, students will be able to:

- Describe the operation of diodes, BJT, FET and Operational Amplifiers.
- Design and explain the construction of rectifiers, regulators, amplifiers and oscillators.
- Describe general operating principles of SCRs and its application.
- Explain the working and design of Fixed voltage IC regulator using 7805 and Astable oscillator using Timer IC 555.
- Explain the different number system and their conversions and construct simple combinational and sequential logic circuits using Flip-Flops.
- Describe the basic principle of operation of communication system and mobile phones.

Proposed Activities to be carried out for 10 marks of CIE:

Students should construct and make the demo of the following circuits in a group of 3/4 students:

- 1. +5V power supply unit using Bridge rectifier, Capacitor filter and IC 7805.
- To switch on/off an LED using a Diode in forward/reverse bias using a battery cell.
- 3. Transistor switch circuit to operate a relay which switches off/on an LED.
- 4. IC 741 Integrator circuit/ Comparator circuit.
- 5. To operate a small loud speaker by generating oscillations using IC 555.

Question paper pattern:

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- Each full question can have a maximum of 4 sub questions.
- There will be 2 full questions from each module covering all the topics of the module.
- Students will have to answer 5 full questions, selecting one full question from each module.
- The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

Textbooks:

- D.P.Kothari, I.J.Nagarath, "Basic Electronics", 2nd edn, Mc Graw Hill, 2018.
- Thomas L. Floyd, "Electronic Devices", Pearson Education, 9th edition, 2012.

Reference Books:

- D.P.Kothari, I.J.Nagarath, "Basic Electronics", 1st edn. Mc Graw Hill, 2014.
- Boylestad, Nashelskey, "Electronic Devices and Circuit Theory", Pearson Education, 9th Edition, 2007/11th edition, 2013.
- David A. Bell, "Electronic Devices and Circuits", Oxford University Press, 5th Edition, 2008.
- 4. Muhammad H. Rashid, "Electronics Devices and Circuits", Cengage Learning, 2014.

V V SANGHA'S

RAO BAHADUR Y. MAHABALESWARAPPA ENGINEERING COLLEGE, BALLARI,583104 ACADEMIC YEAR 2020-2021



12 6 1 1 B

TIME TABLE FOR II SEMESTER (CHEMISTRY GROUP)

	W.E.F:	6-09-2021	L L L L L L L L L L L L L L L L L L L	SECTIO				VE MODE	<u></u>
TIME	09:30 AM to 10:30 AM		11:00 AM to 12:00 Noon		12:30 PM to 01:30 PM	1:30 PM to 02:30 PM	02:30 PM to 03:30 PM		04:00 PM to 05:00 PM
Monday	ENG]	MAT		CHE		CPS	1	ELN
Tuesday	MAT]	CHE		CPS		ELN	1	ME
Wednesda:	CHE	break	- CPS	ibreak : ∀	··· .ELN ;	LÚNCH	ME	break	MAT
Thursday	CP\$		ELN		ME	BREAK	MAT	1	CHE
Friday	ELN		ME		MAT	1	CHE	-	ENG
Saturday	ME		CPS		Mentor & Mentee Talk		Free		
COURSE	COURSE	TITLE	STAFF	NAME	мов	NO.	EVENTS A	ND IMPORTA	NT DATES
18MAT21	Advanced Calculus and Numerical Methods		Dr. PHAKIRAPPA / Dr. VEERESH		974014 /94496				19/05/2021
18CHE22	Engineering Chen		Mr. K.M.GURUDEVA SHARMA		944913	9449135934		First LA.Test	
18CPS23	C Programming for Problem Solving	or	Mr. PUNEETH GJ		9036955271		Second LA Test		03-07-2021 17-09-2021 TO 19-09-2021
18ELN24	Basic Electronics		Mrs. Ashwini K		9449546469		Third LA.Test		28-09-2021 TO 30-09-2021
	E25 Elements of Mechanical Engineering		Mr. B BASAVA PRAKASH		9449614173		Note: Due to Covid Pandemic, First semester exam was conducted in the month July-Aug.		
18EGH28	18EGH28 Technical English-II		Ms. PUSHPA B M		9741801538		19/07/2021 to 13/08/2021 was declared as study holiday and conduction of exam. 2nd semester resumed from 11th Aug 2021.		
						-	11/08/2021 to 0 have been condu		ne Lab/Theory

JPhenym 02/02/2

R.V. S. January Engg. College)

Canconment, BALLARI-593 104.

RAO BAHADUR Y.MAHABALESWARAPPA ENGINEERING COLLEGE.BALLARI ACADEMIC YEAR 2020-21 EVEN SEMESTER

ONLINE CLASSES SCHEDULE FOR SECOND SEMESTER

W.E.F 29-04-2021

SEMESTER-II (Chemistry Group: Sec: A, B,C,D,E)						
TIME	10:30 AM TO 11.30AM	12:30PM TO 01:30PM	3:30PM TO 4:30PM			
MONDAY	BE	MAT	CPS			
TUESDAY	CHE	CPS	MAT			
WEDNESDAY	CPS	BE	CHE			
THURSDAY	MAT	CHE	ME			
FRIDAY	ME	CPS A CPS	BE			
SATURADAY	MAT	BE	ME			

SEMESTER-II (Che	mistry Group) For Technical English-II
TIME	5:00 PM TO 6.00PM
MONDAY	Sec A & B
TUESDAY	Sec C&D
WEDNESDAY	Sec E

SUB-CODE	SUBJECT NAME
18MAT21	Advanced Calculus and Numerical Methods
18CHE22	Engineering Chemistry
18CPS23	C Programming for Problem Solving
18ELN24	Basic Electronics
18ME25	Elements of Mechanical Engineering
18EGH28	Technical English-II
	18MAT21 18CHE22 18CPS23 18ELN24 18ME25

First Year Co-ordinator

Depart— HEAD Principal ematics.

R. V. 7

(Former) '99 Collage).





Time Table

Staff Name: ASHWINT.K	Sem: II Sec: B	
Course Name: Basic Electronics	Course Code: 18 ELN 24	
Lab Name:	Code:	

Day	9am- 9:55am	9:55am- 10:50am	10:50am- 11:00am	11.00am- 11.55am	11.55am- 12.50pm	12.50pm- 2.15pm	2.15pm- 3.10pm	3.10pm- 4.05pm	4.05pm- 5pm
Monday		10.30 - ELA	l(:30						
Tuesday			BREAK			BREAK			
Wednesday					12.30 - ELN	01.30Pm			
Thursday									•
Friday		۲						3.30- M13	4.50 Pr
Saturday				1.0	12.30- Gln	1.30			





COURSE PLAN 2020-21 (EVEN)

Staff Name: Ashwini K	Course Type: Core	Sem / Sec: II/B
Course Name: Basic Electronics	Course Code: 18ELN24	Total Number of Lecture Hours:60
Max marks: 100	Prerequisites: Physics, Ma	thematics

Sl. No	Module Name	Lecture Hours Required
01	MODULE-1 : SEMICONDUCTOR DIODES AND APPLICATIONS	14
02	MODULE-2: FET and SCR	11
03	MODULE-3: OPERATIONAL AMPLIFIERS AND APPLICATIONS	12
04	MODULE-4: BJT APPLICATIONS, FEEDBACK AMPLIFIERS AND OSCILLATORS	13
05	MODULE-5: DIGITAL ELECTORNICS FUNDAMENTALS	10





Sl.No	Date	Time	Topic to be Covered
	MODUI.	E-1 : SEMICONDUC	TOR DIODES AND APPLICATIONS
1.	30/4/2021	3.30PM-4.30PM	P-N Junction Diode
2.	1/5/2021	12.30PM-1.30PM	Equivalent circuit of diode
3.	5/5/2021	12.30PM-1.30PM	Zener Diode. Zener diode as a voltage regulator
4.	5/5/2021	12.30PM-1.30PM	Rectification-Half Wave rectifier
5.	7/5/2021	3.30PM-4.30PM	Full wave rectifier
6.	8/5/2021	12.30PM-1.30PM	Problems
7.	10/5/2021	10.30AM-11.30AM	Bridge Rectifier
8.	12/5/2021	12.30PM-1.30PM	Problems
9.	14/5/2021	3.30PM-4.30PM	Capacitor Filter Circuit
10.	15/5/2021	12.30PM-1.30PM	Photo diode, LED
11.	17/5/2021	10.30AM-11.30AM	Photo Coupler,
12.	19/5/2021	12.30PM-1.30PM	78XX Series
13.	21/5/2021	3.30PM-4.30PM	7805 Fixed IC Voltage regulator
14.	22/5/2021	12.30PM-1.30PM	Problems
		MODULE	-2 : FET and SCR
15.	24/5/2021	10.30AM-11.30AM	Introduction JFET: Construction and Operation
16.	26/5/2021	12.30PM-1.30PM	JFET Drain Characteristics and Parameters
17.	28/5/2021	3.30PM-4.30PM	JFET Transfer Characteristic
18.	29/5/2021	12.30PM-1.30PM	Square Law Expression for I _D , Input Resistance
19.	31/5/2021	10.30AM-11.30AM	MOSFET: Depletion type Mosfet Construction, Operation.
20.	2/6/2021	12.30PM-1.30PM	MOSFET Characteristics and symbols
21.	4/6/2021	3.30PM-4.30PM	MOSFET: Enhancement Type Mosfet Construction.
22.	5/6/2021	12.30PM-1.30PM	MOSFET: Enhancement Operation,





			Characteristics and symbols,
23	. 7/6/2021	10.30AM-11.30AM	CMOS. Silicon Controlled Rectifier(SCR)-Two Transistor Model.
24	. 9/6/2021	12.30PM-1.30PM	Switching Action, Characteristics, Phase Control application
25	. 11/6/2021	12.30PM-1.30PM	Problems
	MODULI	E-3 : OPERATIONAL	AMPLIFIERS AND APPLICATIONS
26	. 12/6/2021	12.30PM-1.30PM	Introduction to Op-Amp
27.	. 14/6/2021	10.30AM-11.30AM	Op-Amp Input Modes
28.	. 16/6/2021	12.30PM-1.30PM	Op-Amp Parameters-CMRR
29.	. 18/6/2021	3.30PM-4.30PM	Input Offset Voltage and Current
30.	. 19/6/2021	12.30PM-1.30PM	Input Bias Current Input and Output Impedance,
31.	21/6/2021	10.30AM-11.30AM	Slew Rate, Application of Op-Amp Inverting Amplifier.
32.	9/7/2021	3.30PM-4.30PM	Non-Inverting Amplifier
33.	10/7/2021	12.30PM-1.30PM	Summer, Voltage Follower
34.	12/7/2021	10.30AM-11.30AM	Integrator
35.	14/7/2021	12.30PM-1.30PM =	Differentiator
36.	16/7/2021	3.30PM-4.30PM	Comparator
37.	17/7/2021	12.30PM-1.30PM	Problems
	MODULE-	-4 : BJT APPLICATIO OSCI	ONS, FEEDEACK AMPLIFIERS AND ILLATORS
38.	12/8/2021	11.00AM-1.00PM	BJT as an Amplifier, BJT as a Switch
39.	17/8/2021	9.00AM-11.00AM	Transistor Switch Circuit to switch ON/OFF an LED and a lamp in a power circuit using a relay.
40.	19/8/2021	11.00 AM -1.00PM	Feedback Amplifiers-Principle, Properties
41.	24/8/2021	9.00AM-11.00AM	Advantages of Negative Feedback
42.	26/8/2021	11.00AM-1.00PM	Types of Fee Iback, Voltage series Feedback





43	. 31/8/2021	9.00AM-11.00AM	Gain Stability with feedback			
44.	6/9/2021	4.00PM-5.00PM	Oscillator-Barkhaunsen's Criteria for Oscillator,			
45.	7/9/2021	2.30PM-3.30PM	RC Phase Shift Oscillator.			
46.	8/9/2021	12.30PM-1.30PM	Wien Bridge Oscillator			
47.	9/9/2021	11.00AM-12.00PM	IC -555 Timer			
48.	13/9/2021	[4.00PM-5.00PM] =	Astable Ose llator using IC-555			
49.	14/9/2021	2.30PM-3.30PM	Monostable Oscillator using IC-555			
50.	15/9/2021	12.30PM-1.30PM	Problems			
51.	MOD 16/9/2021	ULE-5 : DIGITAL <u>E</u> I ^T 11.00AM-12.00PM	Difference between Analog and Digital signals,			
			Number system-Binary, Hexadecimal.			
52.	16/9/2021	4.00PM-5.00PM	Conversion-Decimal to Binary, Hexadecimal to decimal			
53.	20/9/2021	4.00PM-5.00PM	Conversion- Binary to Decimal, Decimal to Hexadecimal.			
54.	21/9/2021	2.3 PM-3.30PM				
			Boolean algebra. Basic and Universal Gates.			
55.	22/9/2021	12.30PM-1.30PM	Half Adder and full Adder.			
56.	22/9/2021	4.00PM-5.00PM	Multiplexer, Decoder, SR Flip Flops.			
57.	23/9/2021	11.00AM-12.00PM	JK Flip Flops, Shift Register, 3-Bit Ripple Counter			
58.	24/9/2021	9.55AM-10.30AM	Basic Communication System			
59.	24/9/2021	4.03PM-5.00PM	Principle of Operation of Mobile Phone			
60.	27/9/2021	4.00PM-5.00PM	Problems			

Teaching and Learning Fools: Laptop/Mobile, Whiteboard (Jamboard App)/PowerPoint presentation





Text Books:

- 1. D.P. Kothari, L.J. Agairath, "Basic Electronics" 25th edn. Mc Graw Hill, 2018.
- 2. Thomas L. Floyd. "Electronic Devices", Pearson i ducation, 9th edition, 2012.

Reference Books:

- 1. D.P. Kothari, L.L. agarath, "Basic Electronics" (Cardn. Mc Graw Hill, 2014.
- 2. Boylestad Nasherskey, "Electronic Devices and Circuit Theory", Pearson Education 9th edition, 2007/44th edition, 2011.
- 3. David A. Bell, 'Electronic Devices and Circuits', Oxford University Press, 5th edition, 2008.
- 4. Muhammed H. Gashid, "Electronics Devices and Circuits", Cengage Learning, 2014.

Digital Library/E-Resources:

- 192,168,8.8.80% Academic Resources
- 192.168.8.8.800 Non-Academic Resource
- 192.168.8.8/gd-
- 192.168.8.8/gdt ²
- 192.168.8.8/gdl-
- 192.168.8.4

Innovative Practices:

- 1. Seminars
- 2. Power Point Presentation
- 3. Quiz

Note: Planning of syllabils is done as per VTU curricularm

Staff Signature

нор

Deany



Rao Bahadur .Y. Mahabaleshwarappa Engineering College Bellary

Dept ECE 2020 - 2021

Title: Report on Syllabus Status

١.			REPORT ON	SYLLABU	S STATUS
	Semester	Branch	Subject	Section	Natue of the Staff
	_&	ECE	Barcelections	В	ASHESME K
			IPELN24		TIZHWINE K

ſ	SI.No	Date	Parind	7-:-0	
<u> </u>		 	Period	Topics Covered	Remarks
-		3014121	12.30 m)
-		01/5/21	1.30 Pm	Conversions.	
-	3	5/5/21	12.30- 1.30pm 3.30-4.30	class adjusted to Santish sir, Number	
	4_	H514	12.30 -	Boolien Algebre: Law Rules, Theorems	
	5_	95/21	1-3-Pm	De morgan's theorem, logic gate, sin	plification of Boolee
	<u>6</u>	10/5/2	10.30 m	Simplifications of Boolean equis, Addens:	144 addies
_	7	12/5/4	12.20-	Realization of Boolean cop wing geting, full adde	r ol
	₹.	14/5/21	3430 Pm	Multiplina 211, 4:1, P:1, Nox	Pho
	9.	15/5/21	12 13 arm	Decoders; 2:4, 3:8 decodes	1
	10.	[मिडीय	11.30 m	Combinational circuit, sequential cht, flip	Nopo
	11	19/5/21	12:30- 1.30-pm	clocked SR flip flop, J.K. Flip flop	
	12	21/6/21.	4130m	Marty Stave J-K Flipflop & Shift registers	
	13	22/5/21	12.30 m	Communication System. Basic	.]
	14	24/1/24	10.30 -	Principle of spectro on of mobile store, 65m cellula telephone unit, Subtraction using 21 Co Module 3 - 192 comp, Deth Ideal char prace Block diagram, Symbol permeter	adionet josen
	15	26/5/21	12.30 Fm	Module 3 - 192-only, Deth Ideal chas prace	that the BED Se
	16	28/3/21	3.30 - 4-30 Pm	Apono languation const. The offeet 1/2 Sp 8 cas Cur	ent 3/0 Traidance
	17	29/5/21	12.30 Fm	ist in Miller (Initable: OIP Same Standill All . F. D. Pa	at ca
	1.8	31/8/21	10.30 F	Ideal Man Court in Small Constitution of any	
	. 19	2621	12.30-	Non-Investing Summer, Integrator	
1	20	4621	3.30 - 4.30/n	last to the follower to the true	bin snv
	21	5 6 21	12.30-	Investing Comparator, Problems.	7 Ol
	22	7/6/21		Dulland a maria	Chalo
	23	9621	12.30 -	O alle a state 7 Codeto	1
	24	11 6 21		Subtractor-Care(i) Problems	
	25	12/6/24	12:30		
	26	14(6/2	10.30 Ar	A La Carling to diale formed River	3
	27	16161	12.30PM-	Half were pectified.	1
	28	1816 2		Full wave Rectifier	D. D
	29	19/6/2	12.301~	Bridge Rectifics	1 hours
ļ	300	211612	1 10,30 - 11	10, Guivalut alt of diode VI Character	ites
	Signa	ture 🔾	Cerma	formal characterities. Sign	nature
	-	In-charge		Head of th	ne Department

Staff In-charge ASHUINI.K Name of the Staff



Rao Bahadur . Y. Mahabaleshwarappa Engineering College Bellary

Dept ECE

20**90** 20**21**

Title: Report on Syllabus Status

[Seme	oto	D ; T	REPORT O	N SYLLABUS	STATUS		•
-	2		Branch	_ Subject	Section		of the St	o ff
_	<u>«</u>		ce I	Baric Electronics	13	ASHDENE K	7 tac 01	411
	Sl.No	Date	Period			······································		
-		 		455	Topics Cover	ed	F	Remarks
-	<u>'31</u>	972	3.30 m-	1st IA Question	n Paper Proble	ems solving	Take	n \$- 05D
-	32	10/7/21	1.301m	V-I Charact	teristics: 15 TI	and of Reverse	- Se	ction)
		12 721	10.30Pm	V-2 Character	inter by s	if Ge Diode Para	75.70	- B
	34	14/7/21	12.30Pm-	Breakdown mec	havism of dec	de 3 Avelante ex	really	
	35	16/2/21	3.30Pm-	Reddens.		- 32 rueffect	W8 2	guletor.
	36.	17/7/21	12.30 m	Problems			<u> </u>	 -
	37	128/21	11-1m		:- Vani	9/p 4/g, Varying	J .	;
	38	17/8/21	9-11 pm	problems, De				
<u> </u>		K 8	11-1 Pm			Holf ware Rec	lifter	
-		24 821	9_11 Am	Delivations of	Kell-ware	- Rectifics		Pholy
-	ul			Problems 9	<u> </u>	. 0		
-				<u>Bridge 3</u>	ectifiers_		•	
ŀ	42	311821	9-11Am	Paddems				<u> </u>
ŀ	43	6/01/21						
-	44	7821	2.30-3.30			mpain-6/2 Leps		1.7
Ľ	<u>ų5</u>	8 3121	12.30 -4.30	Fixed voltage	segulations!	(78xx Serves) /M?	1XX gein	· V/g rgill
	.46	13/9/21	T			ain of Transfer Ch.		· · · · · · · · · · · · · · · · · · ·
	\$ 7	149/21	2.3-330			ction of Enhancen		,
	48	15/12/	12.30-1.30	SCR 2-transi	der model, s	witching action		·
 .	49	16/9/21	11-12-Am	Character et	Co Phase	Contil app por	blems	a
	50%	16/9/21	4-8Pm	BUT app's fl	6 Amp + OC	Malon BIT-A	MP	AP DA
	51			RJ705 SWIFE	Francisty &	witch circuit		
	52	21901	2.20-5-50	Feedback Am	plifiers - Pr	mcipal, Propulies	advo	re fl
	53	22/3/24	4-580	Turn & feed	ear via cui	wo feb from what	Ails 1	
1		0 2 4 1	12 Pm	19/11/150	in what he	· Criteria for Ox	Mat -	
	54	23/7/2	1 1 - 1 - 10 10	On Place of M	- obtained	a sullib		
1	.55		100-0-	RC phase shift	Han budy	1. oull by we	30 000	,
	<u>56</u>	pulales	HEST	10 555 Tix	nes & 14stal	h osullation my	7 333	
	57	27/9/2	1 4-5Pm	problems			<u> </u>	<u> </u>
				<u> </u>	·	<u> </u>	 	;;;
- [-]				*				

Signature
Staff In-charge

ASHUEVE.K Name of the Staff Signature
Signature
Department





COURSE EVALUATION AND ASSESSMENT SCHEME 2018

		What	To Whom	When/ Where (Frequency in the course)	Max Mark s	Evidence Collected	
		Internal Assessment Tests		Thrice(Avera ge of three IA Tests)	30	Blue Books	
t Methods	IA	Assignment		Thrice(Before IA Test and average of 3 is taken)	10	Assignment Books	
smen		Practical Assessment	Students	Once	40	Practical evaluation	
Direct Assessment Methods	FE	Final Examination		End of Course (Answering One of two questions from five Modules	- 100	Result sheet	
	•	Practical Examination		One question from lot	100	Result sheet	
ect nent ods		Students Feedback		End of the		Overtianne	
Indirect Assessment Methods	С	ourse Exit Survey	Students	course	-	Questionnaire	

Questions for IA and FE will be designed to evaluate the various educational components (Bloom's taxonomy)



RAO BAHADUR Y. MAHABALESWARAPPA ENGINEERING COLLEGE, BALLARI DEPARTMENT OF ELECTRONICS & COMMUNICATIONENGINEERING ASSIGNMENT-I (2020-21Even Sem)



Staff Name: Ashwini K	Sem/Sec: 2/B	Max Marks:10
Course Name : Basic Electronics	Course Code : 18ELN	

Q No	QUESTIONS	BTL	СО	РО
1	Translate the following: i) $(125.75)_{10} = (?)_{16} = (?)_{2}$ ii) $(11011.0110)_{2} = (?)_{10} = (?)_{16}$ iii) $(8A.B8)_{16} = (?)_{10}$	L2	4	1,2
2	Demonstrate the logic diagram using Basic Gates BC+ABC+ABCD+ABC	L2	4	1,2
3	Find $(111.11)_2$ - $(11011.11)_2$ using 12's complement method.	L	4	1,2
4	Find the output expression for Inverting amplifier.	L1	2	1,2
5 	Explain Full adder using two half adders	L2	2	1,2
6	Define Multiplexer? Explain48:1 Multiplexer	L1, L2	4	1,2
7	Explain the following parameters with respect to an op-amp i) CMRR ii) Input impedance iii) Slew Rate iv) Input Offset Current v) Input Bias Current.	L2	2	1,2
8	Define Binary Counter? Explain 3-bit Ripple (asynchronous) Counter with Waveforms	L1, L2	4	1,2
9	Find the output expression for Inverting amplifier.	L1	2	1,2
10	Explain the working of a clocked JK Flip Flop, With a neat circuit diagram and truth table?	L2	4	1,2

Faculty Incharge



RAO BAHADUR Y. MAHABALESWARAPPA ENGINEERING COLLEGE, BALLARI DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING



CONTENUOUS THTERNAL EVALUATION -I (2020-21 EVEN Sem)

Staff Name: AK,VA,SM,SVP,PK	Sem /Sec:2nd/ A/B/C/D/E	Date: 7.07.2021		
Course Name: Basic Electronics	Course Code: 18ELN24	Total Contact Hours:50		
Max marks:30	Prerequisites: Fundamentals of Physics, Mathemati			

NOTE: ANSWER ANY ONE QUESTION FROM EACH PART

Q.NO	QUESTIONS	Marks	BTL	СО	PO
PART A	1) State and prove De-Morgan's Theorems for 3 variables. OR 2) Explain the principle and operation of Mobile phone With GSM Block Diagram.	6	L2,L3	4	1,2
PART B	3) a) Solve and Construct the logic diagram using Basic Gates ABC + ABC + ABC + ABC b) XYZ + XY + XYZ + XY OR 4) Design Full Adder using three variables and Implement using two Half Adders	6	L1,L2	4	1,2
PART C	5) Convert the following: i) (1025.75) ₁₀ = (?) ₁₆ = (?) ₂ ii) (1011011.0110) ₂ = (?) ₁₀ = (?) ₁₆ . iii) (F8E.B8) ₁₆ = (?) ₁₀ OR 6) a) Define Multiplexer ? Explain 8:1 Multiplexer. b) Define Decoder? Explain 3:8 decoder	6	L1,L2	4	1,2
PART D	7) Explain the following parameters with respect to an op-amp i) CMRR ii) Input impedance iii) Slew Rate iv) Input Offset Current v) Input Bias Current. OR 8) Explain the Working of 4bit Shift Register and Shift the 1011 using block diagram Serial Input Parallel Output[SIPO] Shifters	6	L2	1,4	1,2
PART E	 9) i) With a neat circuit diagram and truth table, Explain the working of a clocked SR Flip Flop. ii) Define Binary Counter? Explain 3-bit Ripple (asynchronous) Counter with Waveforms. OR 10) Design an adder circuit using op-amp to obtain an output voltage of Vo= 0.4V₁ + 4V₂ + V₃ where V1, V2, V3 are input voltages 	6	L1,L2	4,1	1,2

Note: BTL (Blooms Taxonomy Level) CO (Course Outcome)

PO (Program Outcome)

Staff Signature ___

Internal ASSESSMENT TEST . 1. Schemot Evaluation [2020-21 EXEN SEM] VI. a) De-Morgan's Theorems for 3 Variables 7-July-2021

[6M]

HS ABC = A + B + C RHS.

Complement of Product of 3 Variables is equal to the Sum


of the Complement of the Individual Variables.


A D C A A C A C A C A C A C A + B + C) ABC B C ABC 1 1 0 1 10 1011011 L 0 00 0 1 1 0 101 00 10 B Table. A+B+c (A+B+c.) B C 0 1 10 0 101 o ユ 0 0 1 0 10 11 0 10 0 0 0 0 1 O 0 O.


Principle and operation of Mobile phone. 6M7 P Sim Trans Recei station Phone ncg egn Bash Frans Receive - Base station System - + Network Sub-Jiti Station mobile phone · 3M for diagram + 3M for Explaination station. (4 01·C) 16.=(3) (1025.75)10 = (3)16 = (8)2 6100 0000 0001. 1100)2 0.75×16=12100->12[c]] 00 x 6 = 0.0 ii) $(1011011 \cdot 0110)_2 = (?)16$ 26,25,24,23,22,21,2° = 2-2-3,24 = (?)10 1011011.0110 1x26+0+1x24+1x23+0+1x21+1 · 0+1x22+1x 23+0 64+0+16+8+0+2+1·0+0.25+0.125 = (91.375)10


3) a) Y= ABC + ABC + ABC + ABC [2+1=3M] · = Bc [A+A)+ABC+ABC [:A+A=I] = BC + ABC + ABC [: C+AC = C+A -> distrib] = B[Z+AC]+ABC Logic diagram [1M] = B (c+A)+ABC = BC+BA+ABC = Bc + A [B+Bc] = Bc + A (B+c) = BC + AB + AC CA+A=A [3M] b) XYZ, +XY +XYZ+XY $\overline{A}+1=1$ = ヌッラナヌアナメダ [A+A=1] = XY [=+1+ XY = xy + xy ·= y[x+x] 4) Full Adder using 2 Half Adder -> Full Adder is combinational logic ext that performs the Arithmetic sum of 3 inputs bits q it consists of 2 outpuls 6 M = defination + schematic: IM A - J Full Sum = Truth Table: 1 M / B Adder corry = Expression Reduction 3 -> 2M Sum & Carry J -> 2M

= Logic diagram -> 2 M










Comput Eqn (1) 4 (2) in Eqn (1) having the sign hence. design. Inwhy summer First; then Designs Invertig Amplifice. With gainst.

Choose
$$P_1 = 10 \text{ kg}$$
 $P_2 = 40 \text{ kg}$
 $P_3 = 40 \text{ kg}$
 $P_4 = 40 \text{ kg}$
 $P_4 = 40 \text{ kg}$
 $P_4 = 40 \text{ kg}$
 $P_5 = 40 \text{ kg}$
 $P_6 = 40 \text{ kg}$



I A Lo-ordinater

Kewifeashenth Signaline



RAO BAHADUR Y. MAHABALESWARAPPA ENGINEERING COLLEGE, BALLARI DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING



IA-1 PERFORMANCE ANALYSIS

SUB: Basic Electronics

AY: 2020-21 (EVEN)

Course Code: 18ELN24

Sem/Sec: 2B

	Q1	Q2	Q3	Q4	Q5	Q6	Q 7	Q8	Q9	Q10
Co Mapping	CO4	CO4	CO4	CO4	CO4	CO4	CO1	CO4	CO4	CO ₁
Max Marks for questions	6	6	6	6	6	6	6	6	6	6
Marks scored	244	18	39	198	74	158	236	29	79	81
no of students Attempted	47	49	49	46	48	47	47	49	49	46
60% of Max Marks for questions	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6
no of students scored > 60% of marks/Question	39	4	7	37	12	29	41	6	13	2
Average no of students >60% of marks/Question	0.8298	0.0816	0.1429	0.80435	0.25	0.617	0.8723	0.1224	0.2653	0.0435
Percentage	83%	80%	14%	80%	25%	62%	87%	12%	27%	4%

Marks range	0-20	20 to 30
No. of Students	14	36

Staff Inchange (MRS. ASHWINI.R)



RAO BAHADUR Y. MAHABALESWARAPPA ENGINEERING COLLEGE, BALLARI DEPARTMENT OF ELECTRONICS & COMMUNICATIONENGINEERING



ASSIGNMENT-II (2020-21 Even Sem)

Staff Name: Ashwini K	Sem/Sec: 2/B	Max Marks:10
Course Name: Basic Electronics	Course Code: 18ELN24	

Q No	QUESTIONS	BTL	СО	PO
1	Explain the operation of p-n junction diode under forward and reverse biased condition& Draw V-I characteristics of diode.	L1	1	1,2
2	Define Zener diode? With neat circuit diagram, explain the operation of a voltage regulator with varying input conditions (Line regulation).	L1	1	1,2
3	A diode circuit shown below has E=1.5 V, R1=10 Ω assume V _F =0.7 V. Find I _F for i) rd=0 ii) rd=0.25 Ω	L1	1	1,2
4	Explain the working of Half wave rectifier, with a neat circuit diagram and waveform, and derive the expression for Efficiency and ripple factor.	L1	1	1,2
5	In a full wave rectifier uses 2 diodes having internal resistance of 20 Ω each. The transformer RMS secondary voltage from center to each end is 50 V. Find I_m , I_{DC} , I_{RMS} , Vdc , efficiency and ripple factor. Formulate the output expression for Inverting amplifier.	L1	1	1,2
6	A silicon diode has Is =10nA operating at 25° C. Find diode current if the forward bias voltage is 0.6 V. Assume $\eta = 2$.	L1	1	1,2
7	Explain Comparators with mathematical analysis and waveforms	L1	2	1,2
8	How op-amp acts as Integrator and voltage follower.	L1	2	1,2
9	Extend the output expression for non inverting Summer with circuit diagram.	L2	2	1,2
10	Develop an adder circuit for the output voltage V_0 = - (2V1 + 3 V_2 + 5 V_3).	L3	2	1,2

Faculty Incharge





CONTINUOUS INTERNAL EVALUATION (CIE) -II (2020-21 EVEN Sem)

Staff Name: VA, PK, SVP, AK, SM	Sem / Sec: 2nd / A/B/C/D/E	Date: 17/09/2021 Time: 3.30PM to 05.00PM			
Course Name: Basic Electronics	Course Code:18ELN24	Total Contact Hours: 50			
Max marks: 30	Prerequisites: Funda	mentals of Physics, Mathematics			

NOTE: ANSWER ANY ONE QUESTION FROM EACH PART

NOTE: ANSWER ANY ONE QUESTION FROM EACH PART								
Q.N	QUESTIONS	Marks	BTL	СО	РО			
PAR A	OR 2) Outline the circuit and Derive the equation for a) Integrator b) Voltage follower	6	L2	1, 2	1,2			
PAR B	3) Explain the operation of Photodiode and LED? OR 4) Explain HWR with capacitor filter & Waveforms?	6	L2	1, 2	1,2			
PAR C	 5) Outline an inverting amplifier using an op-amp and derive expression for its output voltage. OR 6) Outline a Non- inverting amplifier using an op-amp and derive expression for its output voltage. 	6	L2	1, 2	1,2			
PAR D	7) Explain the operation of PN Junction Diode under forward and reverse biased condition. OR 8) Explain FWR with Circuit Diagram and Waveforms	6	L2	1, 2	1,2			
PAR' E	 9) A Half Wave Rectifier is supplied from 230V-50Hz, Supplied with step-down ratio is 3:1 to a load of 10KΩ, the forward resistance is 75Ω and secondary resistance is 10Ω. Find Average DC Current, RMS Value of a Current, DC Output Voltage, Efficiency & Ripple Factor OR 10) Find the average voltage, rectification efficiency and ripple factor in a full wave rectifier, if the input is from a 30-0-30V transform. The load and diode forward resistance are 100Ω and 10Ω respectively. 	6	L1	1,2	1,2			

Note: BTL (Blooms Taxonomy Level) CO (Course Outcome) PO (Program Outcome)

Levanamans

Staff Signature





SCHEME OF EVALUATION -II (2020-21 EVEN Sem)

Staff Name: VA, PK, SVP, AK, SM	Sem / Sec: 2nd / A/B/C/D/E	Date: 17/09/2021 Time: 3.30PM to 05.00PM
Course Name: Basic Electronics	Course Code:18ELN24	Total Contact Hours: 50
Max marks: 30	Prerequisites: Funda	mentals of Physics, Mathematics

NOTE: ANSWER ANY ONE QUESTION FROM EACH PART						
Q.No	QUESTIONS	Marks	BTL	СО	PO	
PAR' A	Demparator of Dinverting Comparator O Non-Inverting Very 20 Vin Vin >Very Vin >Very Vin >Very Vin >Very Vin >Very Vin < Very Vin < Very I vin < Very Vin	3 & (F) & 3 & 3	L2	1, 2	1,2	
PART B	Interestring Cf Vin C	3m 3m ection yeard inctine 3m	L2	1, 2	1,2	





	@ cymbol . LEECTRONICS & COMMUNICATIO	IN ENGI	NEERIN	G -	Ji.
	Amode Ty Cattocke	3m			
4) Ac su	A D THE ES THE VIEW IL = Imsin wt	3m		ļ	
<u></u>	9) Ramporus Ri+Re+Re Poly Im = Gm Pi Trong Ri Bille Trong Ri Bill Trong Ri Bille Trong Ri Bill Trong Ri Bill Trong Ri Bill Trong Ri	3m			
5	Edeal Investing Amplifier	3m	 		†
PART C	Vin Ri A 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	time	L2	1, 2	1,2
	from 9/p side from 0/p side Vin + Vin = Vo I = Va-L R I = Vo-Va R R R R R R R R R R R R R	3m			
PART D	forward Rica hale Count to electron of pages N-region p	3m	L2	1, 2	1,2
	Forward' Diaring				





· · · · · · · · · · · · · · · · · · ·				
External 1 / a Connected in Ruch a way	-			
that Pregion is Connected to P4 negan	1			
is connected negative of de v/s -> Forward Biaring	:			
Reven Bian - In Py				
PIN PIN	!			
- + +				
PMPYN 8 00 00 1	3m			
Pagion Negion				
$\frac{1}{V_{\Lambda}}$				
ANDI	_			
8 VI 1 3 1 C 3 d 4				
	3m			
I NI LES SIL	-		}	
Contain to By 122 VL	6			
given: Re-70	<u>س</u> اع	 -	<u> </u>	
Por som 3116 1 Po 20 2 12 The Restoke	3m			
N. 3 My Re=10x				
1 C 3 September Con September 1		1		
$G_{1}(g_{1}(g_{1})) = 230$, $\frac{N_{2}}{N_{1}} = \frac{G_{2}(g_{1})}{G_{2}(g_{1})}$, $G_{3}(g_{1}) = \frac{G_{2}(g_{1})}{N_{1}}$	-			
Em=108.423 V) Ep(2mg) = 230x1 (Em=108.423 V) Es(2ms) = 76.667v	ı			
() Im = 10.75 mA) () Idc=3.422mA)	3m			
3/Iems = Im = 5:37kma)	_			
PART 17 = 411.19 2 (0) PAC= 0.1171 11 (PAC= 0.29131)				
	6	L1	1,2	1,2
E (0) Transformes 30-0-30V			1,2	1,2
[5(2ms)=30V) Fr= 12 G(2m)=1220 P 3/1/30 S		i		
(2m = 0.3856 A) G=42.426 V Certer tapped	3m			
[Im = 0.3856 A) [G = 42.426 V) Certer tapped [Ide = 0.2455A] (Vdc = Vay = Ide Re 2 24.55V)				
efficiency n= rde x100 0/0 n= 6.020 x100				
	3m			
(Palc 26.027W) (7=73.69%)				
PAC = 8. 17784) 7 = [0.48 = 7]				
Note: BTL (Blooms Taxonomy Level) CO (Course Outcome) PO (Pr	ogram Ou	taoma)		

Note: BTL (Blooms Taxonomy Level) CO (Course Outcome) PO (Program Outcome)

Staff Signature





IA-2 PERFORMANCE ANALYSIS

SUB: Basic Electronics

AY: 2020-21 (EVEN)

Course Code: 18ELN24

Sem/Sec: 2B

	Q1	Q2	Q3	Q4	Q5	Q6	Q7	Q8	Q9	Q10
Co Mapping	CO1	CO2	CO1	CO2	CO1	CO2	CO1	CO2	CO1	CO2
Max Marks for questions	6	6	6	6	6	6	6	6	6	6
Marks scored	126	172	150	148	150	147	108	186	264	28
no of students Attempted	49	50	49	50	49	50	49	50	49	50
60% of Max Marks for questions	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6
no of students scored > 60% of marks/Question	21	29	25	25	25	25	18	31	44	5
Average no of students >60% of marks/Question	0.4286	0.58	0.5102	0.5	0.5102	0.5	0.3673	0.62	0.898	0.1
Percentage	43%	58%	51%	50%	51%	50%	37%	62%	90%	10%

Marks range	0-20	20 to 30
No. of Students	0	50

Staff Inchaege (Mrs. ASHWINI.K)



RAO BAHADUR Y. MAHABALESWARAPPA ENGINEERING COLLEGE, BALLARI DEPARTMENT OF ELECTRONICS & COMMUNICATIONENGINEERING ASSIGNMENT-III (2020-21 Even Sem)



Staff Name: Ashwini K	Sem/Sec: 2/B	Max Marks:10
Course Name : Basic Electronics	Course Code : 18ELN	24

Q. No	QUESTIONS	BTL	со	PO
1	Explain how transistor can be used as an amplifier.	L2	2	1,2
2	Explain how the transistor used to Switch an LED ON/OFF, with the neat circuit diagram and give the necessary equations.	L	2	1,2
3	Explain the operation of IC-555 timer as an astable Oscillator with neat circuit diagram and necessary equations	L2	1	1,2
4	Define Oscillator .Explain the Barkhaunsen's conditions for oscillations with relevant sketch and equations	L1, L2	3	1,2
5	Explain the operation of an RC phase shift oscillator with relevant equations.	L2	3	1,2
6	Find its frequency of oscillations, Solve for RC phase shift oscillator using R=100 k Ω & C=10nF.	L1	3	1,2
7	Explain the voltage series feedback circuit and derive an equation for voltage gain with feedback	L2	3	1,2
8	Explain the two transistor model of SCR	L2	1	1,2
9	Explain the construction and operation of p-channel E-MOSFET with their drain and transfer characteristics	L2	1	1,2
10	Explain the construction and operation of p-channel JFET with their drain and transfer characteristics.	L2	1	1,2

Heranamar

Faculty Incharge



RAO BAHADUR Y. MAHABALESWARAPPA ENGINEERING COLLEGE, BALLARI



DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

CONTINUOUS INTERNAL EVALUATION (CIE)-III (2020-21 EVENSem)

Staff Name: (VA, PK, SVP, AK, SM)	Sem /Sec: 2nd/ A/B/C/D/E	Pate: 22 921 Time: 3.30PM to 05.00PM		
Course Name: Basic Electronics	Course Code:18ELN24	Total Contact Hours: 50		
Max marks: 30	Prerequisites:Fundam	entals of Physics, Mathematics		


NOTE: ANSWER ANY ONE QUESTION FROM EACH PART


<u> </u>	4	NOTE: ANSWER ANY ONE QUESTION FROM	LACH I	ARI		
Q	Q.NO	QUESTIONS	Marks	BTL	co	P O
P	ART A	Explain how the transistor used to Switch an LED ON/OFF and give the necessary equations With the neat circuit diagram OR Explain how transistor is used as Voltage amplifier.	6	L2	2	1,2
P.	R	3) Explain the operation of IC-555 timer as an astable Oscillator with neat circuit diagram and necessary equations OR 4) Define Oscillator .Explain the Barkhaunsen's conditions for oscillations with relevant sketch and equations.	6	L1,L2	3	1,2
1 -	ART C	5) Explain the operation of an RC phase shift oscillator with relevant equations OR 6) Explain the voltage series feedback circuit and derive an equation for voltage gain with feedback.	6	L2	3	1,2
	ART D	7)Explain the construction and operation of N-channel JFET With their drain and transfer characteristics. OR 8) Explain the construction and operation of N-channel E-MOSFET with their drain and transfer characteristics.	6	L2	1	1,2
	ART E	9)Explain the two transistor model of SCR and also explain V-I characteristics of SCR. Peliania. 10) i)Splate for RC phase shift oscillator using R=10 k.Q & C=InF. Find its frequency of oscillations. Ii) what should be value of C for astable frequency of 300KHz, R1=R2=7.5K ohm	6	L2, <i>X3</i>	2	1,2

Note: BTL (Blooms Taxonomy Level)

CO (Course Outcome) PO (Program Outcome)


Staff Signature






Exploration - 2 M.


o



4) Define Oscillator, Emplain the Barkhaunsen's Conditions oscillations with relevant sketch and equations der Defination of oscillator Amplifica fig: Banc oscillator circuit $A_F = \frac{V_0}{V_{in}} = \frac{A}{1+A}$ When Vinso, gain Af so and 1+A\$ =0 , [AB = -1] 1-R, |AB = -1+10 3M under this condition viso & Ve drives. the circuit int oscillations. > the condition [AB =-1] is called Barkhausen citéria for oscillations |AB|= 1 (0° or 360°) undamped (instained oscillations) ABI > 1


ABI > 1 orallations) 1Ap 2 An stine Decreasing amplitude / damped Explanation -> IM





e) Explain the Econstruction and operation of N-channel E-MOSFET with with their drain of transfer Characteristics.

Solur. Explanation -



$$R = 10 \text{ KL}$$

$$C = 1 \text{ NF}$$

$$R = 10 \text{ KL}$$

$$C = 1 \text{ NF}$$

$$f_{0} = \frac{1}{2\pi R_{c} \sqrt{6}}$$

$$\frac{1}{2\pi (10 \times 10^{3}) (1 \times 10^{19}) \sqrt{6}}$$

$$f_{0} = 6.497 \text{ kHz}$$

$$f = \frac{1.44}{(R_1 + 2R_2)C} = \frac{1.44}{(75R + 15k)C} = 300 \times 10^3$$

$$C = \frac{1.44}{22.5 \times 10^3 \times 300 \times 10^3}$$

$$C = 0.213 \text{ nf}$$





IA-3 PERFORMANCE ANALYSIS

SUB: Basic Electronics AY: 2020-21 (EVEN)

Course Code: 18ELN24 Sem/Sec: 2B

	Q1	Q2	Q3	Q4	Q5	Q6	Q7	Q8	Q9	Q10
Co Mapping	CO2	CO2	CO3	CO3	CO3	CO3	CO1	CO1	CO2	CO2
Max Marks for questions	6	6	6	6	6	6	6	6	6	6
Marks scored	114	185	30	268	276	22	154	150	174	123
no of students Attempted	19	31	5	45	46	4	26	25	29	21
60% of Max Marks for questions	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6
no of students scored > 60% of marks/Question	19	31	5	45	46	4	26	25	29	21
Average no of students >60% of marks/Question	1.00	1.00	1.00	1.00	1.00	1.00	1.00	1.00	1.00	1.00
Percentage	1.00	1.00	1.00	1.00	1.00	1.00	1.00	1.00	1.00	1.00

Marks range	0-20	20 to 30
No. of Students	0	50

Stay Inchaege (Mrs. ASHININI.K)

Faculty: Mrs. Ashwini K

Subject Basic Electronics

Code: 18ELN24

SEM: II SEC:

Are you able to understand PN junction diodes and its applications?
Are you able to understand voltage regulators?
Are you able to describe the operation of JFET, MOSEFET?
Are you able to describe the characteristics of OP-amp and its applications?
Are you able to explain SCR and its applications?
Are you able to Explain Feedback amplifiers?
Are you able to Explain Oscillators and IC 555 timers?
Are you able to understand BJT as a switch and amplifier?
Are you able to solve fundamentals of Digital electronics, Combinational and sequential circuits?
Are you able to understand basic communication systems and operation of Mobile Phone?

		CO	Q1	Q2	Q3	Q4	Q5	Q6	Q7	Q8	Q9	Q10
		C128.1	Υ	Υ		Υ		 	ν		1 45	 Q10
		C128.2			Υ	γ	Υ	 		 		
		C128.3			1	† 		γ	V	 	 	
		C128.4									Υ	Y
		-					 					
R NO.	USN	Student name	Q1	Q2	Q3	Q4	Q5	Q6	Q7	Q8	00	010
B-01	3VC20CS107	Muskan	5	 	5	5		5	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	<u> </u>	Q9	Q10
B-02	3VC20CS108	N R KARTHIKEYA	5		5	5	- 5	5		3	5	<u> </u>
B-03	3VC20CS110	NADIRA ISURATH	5		5	5		5		5	5	5
B-04	3VC20CS111	NAGESH KUMAR B	5		5	5	5	5	5	_ 5		5
B-05	3VC20CS112	NAVEED SUFIYAN P	5		5	5		5		5	5	5
B-07	3VC20CS114	NIDHI RAJSEKHAR MASGATTI MATH	5	5	5	5	5	5.	5	5	5	5
B-08	3VC20CS115	NIKHIL JANEKUNTE	5	5	5	5	5					5
B-09	3VC20CS116	PARVATHI	5	5		5	5					5
B-10	3VC20C5011	PASUPULETI AISHWARYA	5	5		5	5					5
B-11	3VC20CS117	POOJARI PAVAN KUMAR	5	5		5	5	5			5	5
B-12	3VC20CS118	PRABHU M	5	5		5					5	5
B-13	3VC20CS119	PRADEEP KUMAR M	5	5		5				5	5	5
B-14	3VC20CS120	PRATHIK REDDY	5	5		5	- 5			5	5	5
B-15	3VC20CS121	PREETI LOKARE	5	5	<u> </u>	5	5	5	5	5	5 5	5

B-16	3VC20CS122	PYATE SREE VENKATARAMANACHAR	5	5	5	5	5	5	5	5	5	5
B-17	3VC20CS123	R SANTOSH KUMAR	5		5	5		5	5		5	5
B-18	3VC20CS124	RAJASHEKAR B G	5	5	5	5	5	J 5	5		5	5
B-19	3VC20CS125	RAJASHEKAR D	5	5	5	5	5	5	5	5		5
B-20	3VC20CS127	RAVI KIRAN J	5	5	5	5			5			5
B-21	3VC20CS128	RAYANKULA CHANNAKESHAVA						<u> </u>		_		
B-22	3VC20CS129		5	5	5	5	5	5	5	5		5
B-23	3VC20CS129	REVATHI T	5	5	5	5		5	5	5		5
B-24	3VC20CS130	RITHIKA D	5	5	5	5		5	5	5	5	5
B-25	3VC20CS131	RITHVIK REDDY	5	5	5	5	 	5	5	5	5	5
B-26	3VC20CS132	S DEEPA	5	5	5	5	5	5	5	5	5	5
B-27	3VC20CS133	S KARTHIK	5	5	5	5		5	5	5	5	5
B-28		S NIZAM	5	 -	5	5	5	5	5		5	5
	3VC20CS135	S VIBHASHREE	5		5	5	5	5	5	5	5	5
B-29	3VC20CS136	SABA PARVEEN S	5	5	5	5	5	5	5	5	. 5	5
B-30	3VC20CS137	SADIQ MOHAMMED SIDDIQUI	5	5	5	5	5	5	5	5	5	5
B-31	3VC20CS138	SAHANA REDDY S	5	5	5	5	5	5	5	5	5	5
B-32	3VC20CS139	SAI NAYAN K	5	5	5	5	5	5	5	5	5	5
B-33	3VC20CS140	SAI TEJA T R	5	5	5	5	5	5	5	5	5	5
B-34	3VC20CS141	SAI THARUN G	5	5	5	5	5	5	5	5	5	5
B-35	3VC20CS142	SAINATH	5	5	5	5	5	5	5	5	5	5
B-36	3VC20CS143	SAKETH REDDY B	5	5	5	5	5	5	5	5	5	5
B-37	3VC20CS144	SANDHYA PATIL	5	5	5	5	5	5	5	5	5	5
B-38	3VC20CS145	SANGEETHA	5	5	5	5	5,	5	5	5	5	5
B-39	3VC20CS146	SANGEETHA H	5	5	5	5	5	5	5	5	5	5
B-40	3VC20CS147	SANJANA A H M	5	5	5	5	5	5	5	5	5	5:
B-41	3VC20CS148	SANTHOSH KUMAR C	5	5	5	5	5	5	5.	5	5	5
B-42	3VC20CS149	SHAHID AFRIDI P	5	5	5	5	5	5	5	5	5	5
B-43	3VC20CS150	SHAIK MOHAMMED MUZAMMIL		5	5	5					·	
B-44	3VC20CS151	SHASHANK D	5	5	5	5	5	5	5	5	5	
B-45		SHASHANK T	5	5	5	5	5	5	5	5	5	
B-46		SHEKSHAVALI P									<u>-</u> -	2
B-47	3VC20CS154	SHIVARAMA REDDY K	5 5	5	5 5	5 5	5 5	5 5	5	5	- 3	5
B-48		SHWETHA K C	5		5						5	5
B-49		SIDDHARTH RUMALE		5		5	5	5	5	5	5	5
B-50		SINCHANA K	5	5	5	5	5	5	5	5	5	5
B-50	21/22025099		5	5	5	5	5	5	5	5	5	5
		VINIT PRAKASH KHANDELWAL	5	5	5	5	5	5	5	5	5	5
0		0										
0	0	0										



RAO BAHADUR Y. MAHABALESWARAPPA ENGINEERING COLLEGE, BALLARI Department of Electronics and Communication Engineering



2nd sem, B-sec

FINAL INTERNAL, ASSINGMENT AND EXTERNAL MARKS

SI No	USN	Name	Final IA Marks	Assignment Marks	External Exam Marks
1	3VC20CS107	MUSKAN	27	10	36
2	3VC20CS108	N R KARTHIKEYA	27	10	23
3	3VC20CS110	NADIRA ISURATH	28	10	32
4	3VC20CS111	NAGESH KUMAR B	29	10	33
5	3VC20CS112	NAVEED SUFIYAN P	27	10	29
6	3VC20CS114	NIDHI RAJSEKHAR MASGATTI MATH	28	10	29
7	3VC20CS115	NIKHIL JANEKUNTE	24	9	23
8	3VC20CS116	PARVATHI B	27	10	33
9	3VC20CS011	PASUPULETI AISHWARYA	29	10	23
10	3VC20CS117	POOJARI PAVAN KUMAR	27	10	28
11	3VC20CS118	РКАВНИ М	28	10	30
12	3VC20CS119	PRADEEP KUMAR M	28	10	31
13	3VC20CS120	PRATHIK REDDY	27	10	23
14	3VC20CS121	PREETI LOKARE	30	10	35
15	3VC20CS122	PYATE SREE VENKATARAMANACHAR	29	10	29
16	3VC20CS123	R SANTOSH KUMAR	27	10	27
17	3VC20CS124	RAJASHEKAR B G	29	10	39



RAO BAHADUR Y. MAHABALESWARAPPA ENGINEERING COLLEGE, BALLARI Department of Electronics and Communication Engineering



18	3VC20CS125	RAJASHEKAR D	29	10	36
19	3VC20CS127	RAVI KIRAN J	29	10	33
20	3VC20CS128	RAYANKULA CHANNAKESHAVA	27	10	22
21	3VC20CS129	REVATHIT	27	10	28
22	3VC20CS130	RITHIKA D	27	10	31
23	3VC20CS131	RITHWIK REDDY	28	10	22
24	3VC20CS132	S DEEPA	29	10	36
25	3VC20CS133	S KARTHIK	29	10	40
26	3VC20CS134	S NIZAM	26	10	32
27	3VC20CS135	S VIBHASHREE	29	10	25
28	3VC20CS136	SABA PARVEEN S	27	10	37
29	3VC20CS137	SADIQ MOHAMMED SIDDIQUI	29	10	24
30	3VC20CS138	SAHANA REDDY S	29	10	37
31	3VC20CS139	SAI NAYAN K	29	10	38
32	3VC20CS140	SAI TEJA T R	28	10	20
33	3VC20CS141	SAI THARUN G	25	9	26
34	3VC20CS142	SAINATH	27	10	23
35	3VC20CS143	SAKETH REDDY B	29	10	38
36	3VC20CS144	SANDHYA PATIL	28	10	35
37	3VC20CS145	SANGEETHA	28	10	31
38	3VC20CS146	SANGEETHA H	28	10	29



RAO BAHADUR Y. MAHABALESWARAPPA ENGINEERING COLLEGE, BALLARI **Department of Electronics and Communication Engineering**



39	3VC20CS147	SANJANA A H M	29	10	27
40	3VC20CS148	SANTHOSH KUMAR C	29	10	26
41	3VC20CS149	SHAHID AFRIDI P	22	8	6
42	3VC20CS150	SHAIK MOHAMMED MUZAMMIL	28	10	25
43	3VC20CS151	SHASHANK D	27	10	32
44	3VC20CS152	SHASHANK T	27	10	38
45	3VC20CS153	SHEKSHAVALI P	29	10	31
46	3VC20CS154	SHIVARAMA REDDY K	29	10	29
47	3VC20CS155	SHWETHA K C	27	10	26
48	3VC20CS156	SIDDHARTH RUMALE	29	10	34
49	3VC20CS157	SINCHANA K	30	10	26
50	3VC20CS088	VINIT PRAKASH KHANDELWAL	28	10	32

Head of the Department, Electronics & Communication Enga. R. Y. M. Expression College. (Formerit Spring State State Spring)

Signature of faculty



Rao Bahadur Y Mahabaleswarappa Engineering College Department of Electronics & Communication Engineering



Semester: 2/B

Course Exit Survey 2020-21

Course Name: BASIC ELECTRONICS

Cours code:18ELN24

Course Outcomes: After studying this course, the students will be

C128.1 Describe the operation, characteristics of diodes, FETs, SCR, Operational amplifiers, IC regulators, astable oscillator using 555 timers and Communication Systems.

C128.2 Explain the applications of diodes, BJT, SCR, and Operational amplifiers.

C128.3 Describe Oscillators and feedback amplifiers.

C128.4 Explain the different types of number systems; construct the combinational and sequential circuits using flip flops.

Please grade the course Outcomes with appropriate one:

Excellent - 5, Very Good - 4, Good - 3, Average - 2, Below Average - 1

SI. S C					1. 沙外亚州市	Angles b	
No 2	USN	Name of the Student	C128.1	C128.2	C128.3	C128.4	Sign
B-01	3VC20CS107	MUSKAN	5	Ч:	ч	7	mpons
B-02	3VC20CS108	N R KARTHIKEYA	<u> </u>	4	5	5	92.1809
B-03	3VC20CS110	NADIRA ISURATH	Ы	5	5	ÿ	5 padra.
B-04	3VC20CS111	NAGESH KUMAR B	5	5	4	5	Nant
B-05	3VC20CS112	NAVEED SUFIYAN P	5	4	5	4	N. J.
B-06	3VC20CS113	NAZNEEN			· · ·	,	
B-07	3VC20CS114	матн	6	5	4	5	A
B-08	3VC20CS115	NIKHIL JANEKUNTE	Ц	5	5	5	1
B-09	3VC20CS116	PARVATHI B	S	ς	5	5	Paaru
B-10	3VC20CS011	PASUPULETI AISHWARYA	15	5	4	3	Prom
B-11	3VC20CS117	POOJARI PAVAN KUMAR	·-	-		_	dami
B-12	3VC20CS118	PRABHU M	5			<u></u>	et water
B-13	3VC20CS119	PRADEEP KUMAR M	5	5		~	327
B-14	3VC20CS120	PRATHIK REDDY		4	5		15
B-15	3VC20CS121	PREETI LOKARE	-5	5	5	5	Perus
B-16	3VC20CS122	VENKATARAMANACHAR	45	4	4	5-	1
B-17	3VC20CS123	R SANTOSH KUMAR	5	5	5	8	
B-18	3VC20CS124	RAJASHEKAR B G	5	5	5	5	Hori
B-19	3VC20CS125	RAJASHEKAR D	5			5	(Ray 0)
B-20	3VC20CS127	RAVI KIRAN J	5	5	5	5	PUL
D 21		RAYANKULA	1				
B-21	3VC20CS128	CHANNAKESHAVA	Ц	5	5	5	Relin
B-22	3VC20CS129	REVATHI T	5	4	5	4	Mrs.
B-23	3VC20CS130	RITHIKA D	5	ч	5	4	
B-24	3VC20CS131	RITHVIK REDDY	5	5	5	4	Rlen
B-25	3VC20CS132	S DEEPA	5	4	<u>5</u>	Ч	Deps
B-26	3VC20CS133	S KARTHIK	5	<u> </u>	2	4	Kel
B-27	3VC20CS134	S NIZAM	5	4	_5	4	8-0m
B-28	3VC20CS135	S VIBHASHREE	4	_2_	5	4	S. Vibra
B-29	3VC20CS136	SABA PARVEEN S	5	4	_ 5		5-Sabalaur

				<u>p</u> men ger	1.071		
	A PER SET OF SET	All and the second seco	C128.1	C128.2	C128.3	C128.4	Sign.
B-30	3VC20CS137	SIDDIQUI	5	5	5	5	80
B-31	3VC20CS138	SAHANA REDDY S	5	5	S	5	Salars
B-32	3VC20CS139	SAI NAYAN K	5	4	5	4	Sacnouprik
B-33	3VC20CS140	SAI TEJA T R	5	5	5	5	Sed
B-34	3VC20C5141	SAI THARUN G	4	5	5	3	There
B-35	3VC20CS142	SAINATH	_5_	4_		4	Sala
B-36	3VC20CS143	SAKETH REDDY B	5	4	- 5	<u> </u>	W.L.
B-37	3VC20CS144	SANDHYA PATIL	5	5	5	4	
B-38	3VC20C\$145	SANGEETHA	5	5	5	5	Sagecia
B-39	3VC20CS146	SANGEETHA H	5	5	5	5	Sangeetha.
B-40	3VC20CS147	SANJANA A H M	5	5	5	-8	Sayar.
B-41	3VC20CS148	SANTHOSH KUMAR C	2	2	4	7	Sent
B-42	3VC20CS149	SHAHID AFRIDI P	5	5	5	5	Stolid
B-43	3VC20CS150	MUZAMMIL	5	И	5_	5_	1 to gran
B-44	3VC20CS151	SHASHANK D	5	5	5	5	ghad and
B-45	3VC20CS152	SHASHANK T	5	4	5	5	8 herries
B-46	3VC20CS153	SHEKSHAVALI P	5	5	4	5	Eddinay
B-47	3VC20CS154	SHIVARAMA REDDY K	5	4	8	4	A.,
B-48	3VC20CS155	SHWETHA K C	5	5	5	5	shwllha
B-49	3VC20CS156	SIDDHARTH RUMALE	5	5	4	5	Sidelharth
B-50	3VC20CS157	SINCHANA K	5	5	4_	5	Parla year.
B-51	3VC20CS088	KHANDELWAL	5	5	5	5	American

Staff Incharge Mas. ASHWINZ. X



Rao Bahadur Y Mahabaleswarappa Engineering College

Degrtment of Electronics & Communication Ingineering



Semester: 2/B

COURSE SELF ASSESSMENT REPORT 2020-21

Course Name: BASIC ELECTRONICS

Cours code:18ELN24

Questionnaires for BASIC ELECTRONICS 18ELN24

1	Are you able to understand PN junction diodes and its applications?
2	Are you able to understand voltage regulators?
3	Are you able to describe the operation of JFET, MOSEFET?
4	Are you able to describe the characteristics of OP-amp and its applications?
_ 5	Are you able to explain SCR and its applications?
6	Are you able to Explain Feedback amplifiers?
7	Are you able to Explain Oscillators and IC 555 timers?
8	Are you able to understand BJT as a switch and amplifier?
9	Are you able to solve fundamentals of Digital electronics, Combinational and sequential circuits?
10	Are you able to understand basic communication systems and operation of Mobile Phone?
<u> </u>	Guidelines: Excellent - 5, Very Good - 4, Good - 3, Average - 2, Below Average - 1

Sin	USN NO	Name of the		: : £.6.		ELN-	18ELN	24- Que	stionair	e No			
Ŋđ.		Student	1	2.	3	4	5 .	6	7.	· 8	.9.	10.	Signature
B-01	3VC20CS107	MUSKAN	lst.	5	S	bj	Ч	5	T Y	5	5	lu	umlan
B-02	3VC20CS108	N R KARTHIKEYA	e-	5	5	اهر	5	5	4	4	ч	5	22-19-25
B-03	3VC20CS110	NADIRA ISURATH	5	5	u	u	5	5	u	5	4	5	Nachia
B-04	3VC20CS111	NAGESH KUMAR B	5	5	15	5	5	4	3	4	5	5	Warest
B-05	3VC20CS112	NAVEED SUFIYAN P	5	5	2	5	5	5	5	5	5	5	David.
B-06	3VC20CS113	NAZNEEN	-	1,1	1.5	-	1		-	-5-	<u> </u>		
B-07	3VC20CS114	MASGATTI MATH	5	5	5	5	5	Ś	-	5	5	5	10
B-08	3VC20CS115	NIKHIL JANEKUNTE	4	5	3	5	5	-5	5	5	5	4	
B-09	3VC20CS116	PARVATHI B	5	-	5	5	5	<u> </u>	5	5	S	5	Rawwo
B-10	3VC20CS011	AISHWARYA	5	5	4	5	3	<u> </u>	1	5	5	4	12 min
B-11	3VC20CS117/	KUMAR		7	7	. 3		7	\ <u></u>	_	<u> </u>	7	Jan
B-12	3VC20CS118	РКАВНИ М	5	5	5	5	3	5	,	5	2	5	the plu
B-13	3VC20CS119	PRADEEP KUMAR M	5	5		.5	6	7			5	7	pendy)
B-14	3VC20CS120	PRATHIK REDDY	5	4	4	4		<u> </u>	4	<u></u>	5	<u> </u>	PFE
B-15	3VC20CS121	PREETI LOKARE	5	5	5	5	5	5	5	5	5	5	(Peris
B-16	3VC20CS122	VENKATARAMANACHA	5	4	5	4	5	5		4	5	4	and the second

B-17	3VC20CS123	R SANTOSH KUMAR	2	2	2	2	B	1.5	2	5	2	15	
B-18	3VC20CS124	RAJASHEKAR B G	り	5	.5	5	5	5	5	Š	5	1	Rosi
B-19	3VC20CS125	RAJASHEKAR D	5	5	5	5	2	1	5	5	(ζ.	(R)-1-0
B-20	3VC20CS127	RAVI KIRAN J	5	5	5	_5	5	5	-5	حد.	گ_	_ك_	78
B-21	3VC20CS128	CHANNAKESHAVA	5	5	5	5	4	5	5	Ţ	5	5	Chenz
B-22	3VC20CS129	REVATHI T	_5	4	5	4	5	4	5	5	5-	5	ASW.
B-23	3VC20CS130	RITHIKA D	_5_	u	5	5	7	5		1	5	~	
B-24	3VC20CS131	RITHVIK REDDY	5	5	4	5	5	IJ	5	5	5	5	Relly
B-25	3VC20CS132	S DEEPA	5	5	57	7	5	_	7	Ч	4	5	
B-26	3VC20CS133	S KARTHIK	فح	Ly.	5	4	5	Ч	5	4	5	h	Cert
B-27	3VC20CS134	S NIZAM	S	4	ς	4	5	ч	5	Ч	5	ч	So Niza
B-28	3VC20CS135	S VIBHASHREE	4	4	2	4	2	Ч	5	4	. 5	ų	Sullbha
B-29	3VC20CS136	SABA PARVEEN S	5	Ü	5	G	-5	4	5	2_	4	u	St Saloo James
B-30	3VC20CS137	SIDDIQUI	5	8	5	5	8	(5	5	2	3	28
B-31 3	3VC20CS138	SAHANA REDDY S	7	5	5	(વ	4	7	2	5	5	8-Salous
B-32	3VC20CS139	SAI NAYAN K	5	4	4	5	5	Ч	. 5	5	4	5	Sai Nayan K
B-33	3VC20CS140	SAI TEJA T R	5	4	15	5	5	4	5	5	5	5	San day
B-34 3	3VC20CS141	SAI THARUN G	4	3	5	5	5	4	4	5	5	٢.	in Thursday
B-35	3VC20CS142	SAINATH \	ţ	4	5	13	S	7	Ś	4	3	Ч	1
B-36	3VC20CS143	SAKETH REDDY B	5	8	(6.		(e	5	\mathcal{E}		5	Atrick
B-37 3	3VC20CS144	SANDHYA PATIL	5	5	5	5	5	5	5	5	5	5	Sandhys
B-38 3	3VC20CS145	SANGEETHA	5	5	5		5	5	5	5	\$	5	Sargutha
B-39 3	3VC20CS146	SANGEETHA H	5	5	5	5	5	پر	پر	૫	Ч	4	Sangertha. H
B-40 3	3VC20CS147	SANJANA A H M	\$	5	5	4	5	5	5	*	ρ	5	Laugaro
B-41 3	3VC20CS148	SANTHOSH KUMAR C	2	5	7	5	и		u	8	5	7	ente
B-42 3	3VC20CS149	SHAHID AFRIDI P	5	5	5	15	5	5	5	20	25	<u> </u>	green
B-43 3	3VC20CS150	MUZAMMIL	5	5	5	5	5	4	2	4	5	2	Muzzanil
B-44 3	3VC20CS151	SHASHANK D	- 5	5	5	5	5	5	4	5	5	5	Shull
B-45 3	3VC20CS152	SHASHANK T	5	S	5	ч	4	b	5	M	5	5	Sharpb
B-46 3	VC20CS153	SHEKSHAVALI P	5	5	5	<u> </u>	5	5	4		5	-5	Stokharle &
B-47 3	VC20CS154	SHIVARAMA REDDY K	1	5	Ś	(5	(S	<u></u>	f		
B-48 3	VC20CS155	SHWETHA K C	5	5	5	5-	5	۲,	5	5	5	5	Swetha
B-49 3	VC20CS156	SIDDHARTH RUMALE	5	4	5	4	5	2	5	7	5	4	Sichharth
B-50 3	VC20CS157	SINCHANA K	Š	Ч	5	4	5	Ц	2	4	5	Ły	Rollonn
B-51 3	VC20CS088	KHANDELWAL	5	Ś	5	5.	4	5	5	۲,	5	5	thander!
									<u></u>			Jenor	~~~

Steff Inchange MAS. ASHWINT K

DIRECT ATTAINMENT 2020-21

Faculty: Mrs. Ashwini K

11

Code: 18ELN24

Subject:

Basic Electronics


SEM:

SEC: B

	COURSE OUTCOME STATEMENT
C128.1	Describe the operation, characteristics of diodes, FETs, SCR, Operational amplifiers, IC regulators, astable oscillator using 555 timers and Communication Systems.
C128.2	Explain the applications of diodes, BJT, SCR, and Operational amplifiers
C128.3	Describe Oscillators and feedback amplifiers
C128.4	Explain the different types of number systems; construct the combinational and sequential circuits using flip flops.


						CO-PC	Марр	ing						
	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	00.12		
	3	2	0	0	0	0	0	0	0	0 10	70 11	PO 12	-	
C128.2	3	2	0	0	0	0	0	0	- 0		-	0		
C128.3	2	2	0	0	0,	0	0	-			0	- 0		<u> </u>
C128.4	3	2	0	0	0	0	0	-	0		0	0		

	%CO	TARGET
C128.1	73.09	65
C128.2	69.73	65
C128.3	77.6	65
C128.4	68.17	65





	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	Ipn a	PO 10	DO 11	DO 40	,	
%PO ATT	1.97	1.44						1.00	103	10.10	PO 11.	PO 12		
TARGET	2.75	2				 		 					·	
						ــــــــــــــــــــــــــــــــــــــ	ــــــــــــــــــــــــــــــــــــــ	<u></u>	L		Ĺ			



He Incharce

INDIRECT ATTAINMENT 2020-21

Faculty: Mrs. Ashwini K Code: 18ELN24


Subject: Basic Electronics

SEM: II SEC: B


	COURSE OUTCOME STATEMENT
C128.1	Describe the operation, characteristics of diodes, FETs, SCR, Operational amplifiers, IC
C128.1	regulators, astable oscillator using 555 timers and Communication Systems.
C128.2	Explain the applications of diodes, BJT, SCR, and Operational amplifiers.
C128.3	Describe Oscillators and feedback amplifiers.
C128.4	Explain the different types of number systems; construct the combinational and sequential

		-				О-РО					•		
	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	
C128.1	3	2	0	0	0	0	0	0	0	0	0	0	 l
C128.2	3	2	0	0	0	0	0	0	0	0	0	0	
C128.3	2	2	0	0	0	0	0	0	0	0	0	Ō	
C128.4	3	2	0	0	0	0	0	0	0	0	0	0	
	0	0	0	0	0	0	0	0	0	0	0	0	_
	0	0	0	0	0	0	Ö	0	0	0	0	0	

1 1	, and	ĊO
	A. 8	Attai
		nmen
	% CO	t
	Attainm	Targe
48 6.	ent	t
C128.1	96.8	65
C128.2	96.27	65
C128.3	96.67	65
C128.4	96.4	65



% PO Att	TARGET
2.65	2.75
1.93	2
,	
	Ì
	2.65



Staff Incharge (MAS. ASH WINI.K)





SUB: Basic Electronics

AY: 2020-21 (EVEN)

Course Code: 18ELN24

Sem/Sec: 2B

CO ATTAINMENT GAP ANALYSIS 2020-21

Course Outcomes	CO Attainment	CO Target	CO Attainment gap
C114.1	73.09	65	Attained (No Gap)
C114.2	69.73	65	Attained (No Gap)
C114.3	77.6	65	Attained (No Gap)
C114.4	68.17	65	Attained (No Gap)

ACTION REPORT ON GAP ANALYSIS

Course Outcomes	Action Proposed to bridge the gap	Modification of Target if achieved
C114.1		67
C114.2	_	67
C114.3	<u> </u>	67
C114.4		67

Staff Incharge (MRS. ASHWINI.K)

INSTRUCTOR REPORT: 2020-21 (EVEN SEM)

Impact of Delivery Methods (State the delivery methods used and its effectiveness):

- Blended method: This subject was taught in blended mode both in offline and online mode due to pandemic again for the second time; offline teaching method was effective compared to online teaching. In online teaching shared presentations, done live classes using white board (Jamboard App.), sent digital notes on high priority in Google classrooms and Google meet platforms.
- Teaching-Learning: After teaching each module students are assigned with assignments. After completion of all modules, conducted quiz through Google form and issued certificates to students who scored more than 60% to motivate students and for better understanding of the topic which is outcome based knowledge i.e student rather than just remembering the concepts and reproducing in exams, now students were started thinking and applying the knowledge and analyzing, presenting skills were improved.

Course Outcome Attainment Remarks: All Course outcomes are attained.

Instructor Feedback: Overall the Basic Electronics is the fundamental course which enhances the student's ability to learn, understand and applying the concepts. Hence student's centric approach is adapted to exhibit teaching methodologies.

Scope for improvement: Overall this subject attainment increases if we use outcome based student centric approach which reflects in securing good score as well gaining knowledge which is directly proportional to improvements in attainment levels.

Staff Incharge (Mrs. ASHWENI.K)



RAO BAHADUR Y MAHABALESWARAPPA ENGINEERING COLLEGE, BALLARI Department of Electronics & Communication Engineering



Innovative Practice / Best Practice

Title of the Practice:

"Quiz through Google Form" Certificates will be issued to students who scored more than 60%

1. Goal:

- Students will gain the knowledge on Semiconductors, Diodes, Zener Diodes, Operational Amplifiers, FET, Oscillators & Rectifiers, Digital Electronics, Feedback Amplifiers etc.
- We can gauge the students engagement in learning process
- To reach every students
- Issuing Certificates to Motivate Students.

2. The context:

Students are learning **Basic Electronics Course** 2nd semester course in the VTU curriculum. Video & Live lecture of "Semiconductors, Diodes, Zener Diodes, Operational Amplifiers, FET, Oscillators & Rectifiers, Digital Electronics, Feedback Amplifiers etc." topics were taught and conducted "Quiz through Google Form" and Issued Certificates to students who scored more than 60% to motivate students and for the better understanding of the topic.


The Practice:


• Students need to prepare the basic electronics course by study material provided, they should come live to E-class through Google meet app and they can clarify their doubts in Google Classes/Google meet, Whatsapp or any other e-learning mode platforms. Conducted Quiz for Self Assessment and to motivate students issued certificates. GMeet app practice will provide interactive sessions.

Mrs. Ashwini K

Staff Incharge

HÓD







V.V.Sangha's

Rao Bahadur Y. Mahabaleswarappa Engineering College, Ballari.



Department of Electronics & Communication Engineering

CERTIFICATE OF PARTICIPATION

This is to Certify that Saketh Reddy B Bearing USN 3VC20CS143 From Rao Bahadur Y.Mahabaleswarappa Engineering College Has Participated in "BASIC ELECTRONICS QUIZ 2021" Organised by Department of Electronics & Communication Engineering, RYMEC, Ballari on September 2021.

- QU. CO.

DR. T. HANUMANTHA REDDY

Principal

Danta

DR. SAVITA SONOLI


Vice Principal & HOD-ECE



Co-ordinator: Mrs. Ashwini K

Ass rofessor
Depth of E&CE

Made for free with Certify'em





V.V.Sangha's Rao Bahadur Y. Mahabaleswarappa Engineering College, Ballari.



Department of Electronics & Communication Engineering

CERTIFICATE OF PARTICIPATION

This is to Certify that Parvathi.B Bearing USN 3VC20CS116 From RAO BAHADUR Y MAHABALESHWARAPPA ENGINEERING COLLEGE Has Participated in "BASIC ELECTRONICS QUIZ 2021" Organised by Department of Electronics & Communication Engineering, RYMEC, Ballari on September 2021.



Principal

DR. SAVITA

SONGLI Vice Principal & HOD-BOK



Co-ordinatos: Mes. Ashwini F

Made for free with Certify'em

Basic Electronics Quiz, Even Sem, 2020-


12

44 responses

Publish analytics

Name of the Student

44 responses



NSN

44 responses

3AC50C2115

3vc20cs132

3AC50C2124

3AC50C2056 3AC50C2118 3vc20cs107 3AC50C2147 3AC50C2131

3ACS0C2136

Institution Name

44 responses



RAO BAHAD... Ryao Bahadur... Rao Bahudur... Rao bahadur... Rao bahadur... Rao Bahadur... Rao badhur y... Rao bhadur...аАНАВ ОАЯ **BAMEC**


Semester

səsuodsəı 44




Section

44 responses




A zener diode is used as

44 responses




A zener diode has

44 responses




A zener diode is always connected.

44 responses



A zener diode utilizes characteristics for its operation.

44 responses



forward


reverse

both forward and reverse

none of the above

A transistor has

44 responses



one pn junction


two pn junctions

three pn junctions

four pn junctions

In a pnp transistor, the current carriers are

44 responses



acceptor ions


donor ions

free electrons


holes

A single stage transistor amplifier contains and associated circuitry

44 responses




- Two transistors
- One transistor
- Three transistor
- None of the above



- As volts
- As a number
- In db
- None of the above


Negative feedback is employed in



- Oscillators
- Rectifiers
- Amplifiers
- None of the above

An oscillator produces..... oscillations


44 responses



- Damped
- Undamped
- Modulated
- None of the above


An oscillator employs feedback

44 responses



- Positive
- Negative
- Neither positive nor negative
- Data insufficient


In an unregulated power supply, if load current increases, the output voltage




- Remains the same
- Decreases
- Increases
- None of the above

A voltage follower


44 responses



The input stage of an Op-amp is usually a 44 responses




The binary number 10101 is equivalent to decimal number



A differential amplifier


44 responses



- is a part of an Op-amp
- has one input and one output
- nas two outputs
- answers (1) and (2)


In the common mode,

44 responses



- both inputs are grounded
- the outputs are connected together
- an identical signal appears on both the inputs
- the output signal are in-phase


With zero volts on both inputs, an OP-amp ideally should have an output



- equal to the positive supply voltage
- equal to the negative supply voltage
- equal to zero
- equal to CMRR


The universal gate is

44 responses




The inputs of a NAND gate are connected together. The resulting circuit is

44 responses




In Boolean algebra, the bar sign (-) indicates




2's complement of binary number 0101 is

44 responses




An OR gate has 4 inputs. One input is high and the other three are low. The output is

44 responses



Decimal number 10 is equal to binary number


44 responses



1

In 2's complement representation the number 11100101 represents the decimal number

44 responses



This content is neither created nor endorsed by Google. Report Abuse - Terms of Service - Privacy Policy

Google Forms

CBCS SCHEME

USN									·		18ELN14/2
-----	--	--	--	--	--	--	--	--	---	--	-----------

First/Second Semester B.E. Degree Examination, Jan./Feb. 2021 Basic Electronics

Time: 3 hrs. Max. Marks: 100

Note: Answer any FIVE full questions, choosing ONE full question from each module.

Module-1

1 a. Explain the operation of p-n junction diode under forward and reverse biased condition.

(08 Marks)

- b. Write a short note on:
 - i) Light emitting diode
 - ii) Photo coupler.

(06 Marks)

c. Explain the operation of 7805 fixed IC voltage regulator.

(06 Marks)

OF

- 2 a. With neat circuit diagram and waveform explain the working of a centre tapped full wave rectifier. (08 Marks)
 - b. Explain briefly the operation of a capacitor filter circuit.

(06 Marks)

c. For the diode circuit shown in Fig.Q2(c), determine V_0 and I_D .




Fig.Q2(c)

(06 Marks)

Module-2

3 a. Explain the characteristics of N-channel JFET.

(08 Marks)

b. With neaf circuit diagram, explain the working of CMOS inverter.

(08 Marks)

c. A certain JFET has an I_{GSS} of -2nA for $V_{GS} = -20V$. Determine the input resistance.

(04 Marks)

OR

- 4 a. Draw and explain the operations of SCR using 2 transistor equivalent circuit. (08 Marks)
 - b. Explain phase controlled application of SCR.

(06 Marks)

c. Explain the construction and working of P - channel enhancement type MOSFET. (06 Marks)

Module-3

- 5 a. For an op-amp:
 - i) List the characteristics of an ideal ap-amp
 - ii) Draw the three input inverting summer circuit and derive the expression for its output voltage. (08 Marks)
 - b. Define the terms :
 - i) Slew rate
 - ii) CMRR
 - iii) Common mode gain AC of op-amp.

(06 Marks)

c. Design an adder circuit using an op-amp to obtain an output voltage of $-[2V_1 + 3V_2 + 5V_3]$. (06 Marks)

1 of 2

(06 Marks)

(06 Marks)

OR

(06 Marks) a. Derive an expression for the output voltage of a non-inverting amplifier. (06 Marks) b. With a neat diagram, explain how an op-amp can be used as a integrator. c. A non-inverting amplifier circuit has an input resistance of 10KΩ and feedback resistance 60Ω with load resistance of $47K\Omega$. Draw the circuit. Calculate the output voltage, voltage (08 Marks) gain, load current when the input voltage is 1.5V. Module-4 Briefly explain how a transistor used as an electronic switch. (06 Marks) b. Explain how 555 timer can be used as an oscillator. (06 Marks) Define an oscillator. Derive the equation for Wien bridge oscillator. (08 Marks) OR Explain the Barkhausens criteria for oscillations. (06 Marks) b. Draw and explain the operation of a voltage series feedback amplifier and derive an (06 Marks) expression for its voltage gain with feedback. (08 Marks) Explain the operation of an RC phase shift oscillator. Module-5 a. Convert the following: 9 i) $(867)_{10} = (?)_2 = (?)_{16}$ (08 Marks) ii) $(110111101.01)_2 = (?)_{10} = (?)_{16}$. b. Simplify the following expressions and draw the logic circuit using basic gates. i) $Y = \overline{AB} + \overline{AC} + \overline{AB} + \overline{C} + \overline{(AB+C)}$ ii) $Y = A(\overrightarrow{ABC} + \overrightarrow{ABC})$. (06 Marks) c. Realize a full adder circuit using 2 half adders. (06 Marks) OR a. Perform the following: 10 i) Convert $(ABCD)_{16} = (?)_2 = (?)_8$ ii) Convert $(4477.85)_{10} = (?)_{16} = (?)_8$. (08 Marks)

* * * * *

c. With a neat block diagram, explain the working of a communication system.

b. Draw and explain 4-bit shift register.

CBCS SCHEME

TIEN							18ELN14/2
ODIA						<u></u>	


First/Second Semester B.E. Degree Examination, July/August 2021 Basic Electronics

Time: 3 hrs. Max. Marks:100


Note: Answer any FIVE full questions.

- 1 a. Explain the operation of p-n junction Diode under unbiased condition with a neat diagram.

 (08 Marks)
 - b. In a full wave rectifier, input is from 30 0 30V. The load and R_f are 100Ω and 10Ω respectively. Calculate area voltage, efficiency, percentage regulation. (06 Marks)
 - c. Determine I_D , V_1 , V_2 and V_0 for the given circuit.



- 2 a. With a neat diagram and waveforms explain the working of a bridge rectifier. (08 Marks)
 - b. Explain the operation of a zener diode with line regulation and load regulation. (08 Marks)
 - c. For a zener regulator shown in Fig.Q2(c), calculate the range of input voltage for which output remain constant. $V_Z = 6.1 \text{V}$, $I_{Zmin} = 2.5 \text{mA}$, $I_{Zmax} = 25 \text{mA}$, $r_Z = 0 \Omega$.



- 3 a. Explain the characteristics of N-channel JFET (Drawn and transfer characteristics). (12 Marks)
 - b. For a N-channel JFET, $I_{DSS} = 8mA$, $V_P = -5V$. Find:
 - i) I_D @ $V_{GS} = -2V$ and -3V
 - ii) V_{GS} @ $I_D = 3mA$ and 5mA.

(06 Marks)

c. List out classification of FET with symbols.

(02 Marks)

- 4 a. Draw and explain forward and reverse characteristics of an SCR. (07 Marks)
 - b. Sketch the transfer and drain characteristics for an n-channel depletion type MOSFET for the range of values of $V_{GS} = -6V$ to +1V with $I_{DSS} = 8mA$, $V_P = V_{GS(off)} = -6V$. (08 Marks)
 - c. With a neat diagram, explain the 2 transistor model of SCR.

(05 Marks)

- 5 a. Explain following with respect to OP-Amp.
 - i) Virtual ground
- ii) CMRR
- iii) Slew rate

- iv) Offset voltage
- v) Matched transistors.

(10 Marks)

- b. Derive the expression for output voltage of an
 - i) integrator ii) inverting summing amplifier. With a neat circuit diagram. (10 Marks)

6 a. Explain the ideal characteristics of on op-Amp.

(08 Marks)

- b. Derive the expression for output voltage of an non inventing amplifier with a neat circuit and waveform. (08 Marks)
- c. Design an adder circuit using an op-Amp to obtain output expression. $V_0 = -2(0.1V_1 + 0.5V_2 + 20V_3)$.

(04 Marks)

7 a. Explain the operation of BJT as an amplifier and as a switch.

(10 Marks)

- b. Draw and explain the operation of a voltage series -ve feedback amplifier and derive an expression for its input impedance. (10 Marks)
- 8 a. Define an oscillator. Explain Brakhausen's criteria for oscillations with block diagram.

(06 Marks)

- b. Derive the expression for frequency of oscillations of Wien bridge oscillator.
- (08 Marks)
- c. With a neat diagram, explain the working of RC phase shift oscillator.

(06 Marks)

9 a. Subtract (111001)₂ from (101011)₂ using 2's complement method.

(04 Marks)

b. State and prove Demorgan's theorem for 3 variables.

(04 Marks)

c. Simplify the following Boolean expression:

i)
$$A + \overline{AB} = A + B$$

ii)
$$\overline{X}\overline{Y}\overline{Z} + \overline{X}\overline{Y}\overline{Z} + \overline{X}\overline{Y} + X\overline{Y}$$

iii)
$$\overline{XY + XYZ + X(Y + X\overline{Y})}$$

iv)
$$ABC + A\overline{B}C + AB\overline{C} + \overline{A}BC$$

v)
$$\overline{AB} + ABC + A(B + AB)$$

vi)
$$AB + \overline{AC} + A\overline{B}C(AB + C)$$
.

(12 Marks)

- 10 a. With block diagram and truth table, explain the operation of full ladder using 2 half adder.
 (08 Marks)
 - b. Explain the operation NOT, AND and OR gates using analogous switch equivalent circuit.

(09 Marks)

c. Implement Ex – OR gate using only NOR gate.

(03 Marks)