



**Rao Bahadur Y Mahabaleswarappa Engineering College,
Cantonment, Ballari.**

**RECORD FORMATS
(ISO 9001:2008)W.E.F:19/04/2021**



Dept. of Electronics & Communication Engineering

EVEN Semester Time Table

SEM: IV A

Branch Code: EC

Room No. : 201(MAIN BUILDING)

DAY	9.00am-9.55am	9.55am-10.50am	10.50am-11.00am	11.00am-11.55am	11.55am-12.50pm	12.50pm-2.15pm	2.15pm-3.10pm	3.10pm-4.05pm	4.05pm-5pm
MON	AC	S&S	BREAK	LA	CS	LUNCH BREAK	MC/AC LAB		
TUE	S&S	CS		LA	MC		Analog Circuits(T)		
WED	MC	M-IV		AC	M-IV		MC/AC LAB		
THU	LA	S&S		MC	CS		Analog Circuits(T)		
FRI	M-IV	MC		S&S	AC		MC	M-IV	AC
SAT	CS	AC		M-IV	S&S		CS	LA	LA
							CIP		

Class Coordinator: Mr. Santosh Muguli

Subject	Sub Code	Faculty In charge	Subject	Sub Code	Faculty In charge
Mathematics	18MAT41	Dr. Veeresh	Microcontroller	18EC46	Mr. Shridhar S Bilagi <i>SRB</i>
Analog Circuits	18EC42	Mr. Lokesh.K.S <i>LKS</i>	Microcontroller Laboratory	18ECL47	Mr. Shridhar S Bilagi / Mr. Channaveerana Goud
Control Systems	18EC43	Dr S B Shivakumar <i>P2</i>	Analog Circuits Laboratory	18ECL48	Mr. Lokesh.K.S/Mr. Sudharshan B/ Ms. Rohini H M <i>R</i>
Engineering Statistics & Linear Algebra	18EC44	Mr. Santosh Muguli	Constitution of India, Professional Ethics and Cyber Law	18CPC49	Mrs. Vani H
Signals & Systems	18EC45	Dr. Prabhavathi S	Additional Mathematics – II	18MATDIP41	Dr. Sumangala
Analog Circuits(T)	18EC42	Dr. Netravathi <i>w</i>			

Signature: *[Signature]*
**Timetable Coordinators: Designation: Mrs. Suvarna S Patil
 Asst.Prof / Mrs. Chandra V Gowdar Asst.Prof**

Signature: *[Signature]*
**Head of the Department,
 Dept. of Electronics & Communication Engg.
 Approved by: Dr. Savita Soneli
 Designation: Vice Principal & HOD**

Signature: *[Signature]*
PRINCIPAL
 P.Y.M. Engineering College
 Cantonment, BELLARY-583 101

BELLARY-583 101



**Rao Bahadur Y Mahabaleswarappa Engineering College,
Cantonment, Ballari.**

**RECORD FORMATS
(ISO 9001:2008)W.E.F:19/04/2021**



Dept. of Electronics & Communication Engineering

EVEN Semester Time Table

SEM: IV B

Branch Code: EC

Room No. : 202(MAIN BUILDING)

DAY	9:00am-9:55am	9:55am-10:50am	10:50am-11:00am	11:00am-11:55am	11:55am-12:50pm	12:50pm-2:15pm	2:15pm-3:10pm	3:10pm-4:05pm	4:05pm-5:00pm	
MON	S&S	LA	BREAK	CS	AC	LUNCH BREAK	M-IV	S&S	MC	
TUE	LA	MC		S&S	CS		AC	M-IV	CS	
WED	CS	M-IV		S&S	LA		MC	AC	LA	
THU	M-IV	CS		MC	S&S		MC/AC LAB Analog Circuits(T)			
FRI	MC	AC		M-IV	LA		MC/AC LAB			
SAT	AC	MC/AC LAB Analog Circuits(T)			MATDIP		Analog Circuits(T)		CIP	

Class Coordinator: Mr. Channaveerana Goud

Subject	Sub Code	Faculty In charge	Subject	Sub Code	Faculty In charge
Mathematics	18MAT41	Mrs. Shivamma	Microcontroller	18EC46	Mrs. Girija Vani
Analog Circuits	18EC42	Mr. Srikanth.N	Microcontroller Laboratory	18ECL47	Mrs. Girija Vani/ Mr. Channaveerana Goud
Control Systems	18EC43	Mr. Sharana Basava Raj B	Analog Circuits Laboratory	18ECL48	Mr. Srikanth.N/ Mrs. Vani H
Engineering Statistics & Linear Algebra	18EC44	Mr. Sudharshan Benakor	Constitution of India, Professional Ethics and Cyber Law	18CPC49	Mrs. Vani H
Signals & Systems	18EC45	Mrs. Vani H	Additional Mathematics – II	18MATDIP41	Dr. Sumangala
Analog Circuits(T)	18EC42	Dr. Netravathi			

Signature:
**Timetable Cordinators: Designation: Mrs. Suvarna S Patil
 Asst.Prof /MrsChinna V Gowdar Asst.Prof**

Signature:
**Approved by: Dr. Savita Sonoli
 Designation: Vice Principal & HOD**

PRINCIPAL
 P.Y.M. Engineering College.

Formerly Vijayanagar Engg. College
 BELLARY-583 104

Formerly Vijayanagar Engg. College,
 Cantonment, BELLARY-583 104



**Rao Bahadur Y Mahabaleswara Engineering College,
Cantonment, Ballari.**

**RECORD FORMATS
(ISO 9001:2008)W.E.F:19/04/2021**



Dept. of Electronics & Communication Engineering

EVEN Semester Time Table

SEM: VI A

Branch Code: EC

Room No. : 102 (MAIN BUILDING)

DAY	9:00am-9:55am	9:55am-10:50am	10:50am-11:00am	11:00am-11:55am	11:55am-12:50pm	12:50pm-2:15pm	2:15pm-3:10pm	3:10pm-4:05pm	
MON	DC	ES	BREAK	M&A	JAVA	LUNCH BREAK	DSDV	DC	ES(T)
TUE	DSDV	JAVA		ES	DC		M&A	ES	DC(T)
WED	JAVA	DSDV		JAVA	M&A		DC	DSDV(T)	M&A (T)
THU	M&A	ES		DSDV	JAVA(T)		ES Lab/Commn Lab		
FRI	ES Lab/Commn Lab				ES Lab/Commn Lab				
SAT	Mini Project								

Class Coordinator: Mrs. Manasa K C

Subject	Sub Code	Faculty In charge	Subject	Sub Code	Faculty In charge
Digital Communication	18EC61	Mrs. Manasa K C ✓	Programming in JAVA	18CS653	Mr.K P Reddy ✓
Embedded Systems	18EC62	Mr. Channaveerana Goud ✓	Embedded Systems Laboratory	18ECL66	Mr. Channaveerana Goud / Mr. Sharana Basava Raj B ✓
Microwave & Antennas	18EC63	Mrs. Anitha.A ✓	Communication Laboratory	18ECL67	Mr.K P Reddy / Mrs. Manasa K C ✓
DSDV(PE)	18EC644	Dr Savita Sonoli	Mini Project	18ECMP68	Mr. Dalal Shivakumar / Mr. Santosh Mugali ✓

Signature:
**Timetable Cordinators: Designation: Mrs.Suvarna S Patil
 Asst.Prof /MrsChinna V Gowdar Asst.Prof**

Head of the Department,
 Electronics & Communication Engg.
 Signature:
**Approved by: Dr. Savita Sonoli
 Designation: Vice Principal & HOD**
 (Formerly Vijayanagar Engg. College)

PRINCIPAL
 R.Y.M. Engineering College,
 (Formerly Vijayanagar Engg. College),
 Cantonment, BELLARY-583 104

BELLARY-583 104



**Rao Bahadur Y Mahabaleswara Engineering College,
Cantonment, Ballari.**

**RECORD FORMATS
(ISO 9001:2008)W.E.F:19/04/2021**



Dept. of Electronics & Communication Engineering

EVEN Semester Time Table

SEM: VI B

Branch Code: EC

Room No. : 203 (MAIN BUILDING)

Time	9:00am - 9:55am	9:55am - 10:50am	10:50am - 11:45am	11:45am - 12:50pm	12:50pm - 2:15pm	2:15pm - 3:10pm	3:10pm - 4:05pm	
DC	ES	BREAK	M&A	JAVA	LUNCH BREAK	ES Lab/Commn Lab		
DSDV	JAVA		ES	DC		ES Lab/Commn Lab		
JAVA	DSDV		JAVA	M&A		ES Lab/Commn Lab		
M&A	ES		DSDV	JAVA(T)		DSDV	DC	ES(T)
DC	DSDV(T)		M&A (T)			M&A	ES	DC(T)
Mini Project								

Class Coordinator: Mr. Srikanth.N

Subject	Sub Code	Faculty In charge	Subject	Sub Code	Faculty In charge
Digital Communication	18EC61	Mrs. Anitha.A	Programming in JAVA	18CS653	Mr.K P Reddy
Embedded Systems	18EC62	Mr. Khaja Moinuddin	Embedded Systems Laboratory	18ECL66	Mr. Khaja Moinuddin/Mr. Ashwini K
Microwave & Antennas	18EC63	Mrs. Rakhee Patil	Communication Laboratory	18ECL67	Mr Md. Zakirulfa / Mr. Srikanth.N
DSDV(PE)	18EC644	Mrs. Chinna V Gowdar	Mini Project	18ECMP68	Mrs. Girija Vani / Mrs. Anitha.A

Signature:
**Timetable Cordinators: Designation: Mrs. Suvarna S Patil
 Asst.Prof / Mrs Chinna V Gowdar Asst.Prof**

Signature:
**Approved by: Dr. Savita Sonoli
 Designation: Vice Principal & HOD**
 (Formerly Vijayanagar Engg. College)

PRINCIPAL
 (Formerly Vijayanagar Engg. College)
 Cantonment, BELLARY-583 104



**Rao Bahadur Y Mahabaleswara Engineering College,
Cantonment, Ballari.**

**RECORD FORMATS
(ISO 9001:2008) W.E.F:19/04/2021**



Dept. of Electronics & Communication Engineering

EVEN Semester Time Table

SEM: VIII A

Branch Code: EC

Room No. : 204 (MAIN BUILDING)

Day	9:00am - 9:55am	9:55am - 10:50am	10:50am - 11:00am	11:00am - 11:55am	11:55am - 12:50pm	12:50pm - 2:15pm	2:15pm - 3:10pm	3:10pm - 4:05pm	4:05pm - 5pm
MON	ML/RE	WC<E	BREAK	FON	ML/RE	LUNCH BREAK	SEMINAR		
TUE	WC<E	ML/RE		WC<E	FON		SEMINAR		
WED	FON	ML/RE		FON	WC<E		SEMINAR		
THU	FON	ML/RE		WC<E			PROJECT WORK/INTERNSHIP		
FRI	PROJECT WORK/INTERNSHIP				PROJECT WORK/INTERNSHIP			PROJECT WORK/INTERNSHIP	
SAT									

Class Coordinator: Mr. Prashanth K Y

Subject	Sub Code	Faculty In charge	Subject	Sub Code	Faculty In charge
Wireless Cellular and LTE 4G Broadband	17EC81	Mr. Prashanth K Y <i>K Y</i>	INTERNSHIP	17EC84	Ms. Rohini H M <i>R.H.M.</i>
Fiber Optics & Networks	17EC82	Ms. Rohini H M <i>R.H.M.</i>	Project Work	17ECP85	Mrs. Rakhee Patil/ Mrs Ashwini K <i>R.P./A.K.</i>
Radar Engineering	17EC833	Mr. Surenrdranath.H <i>S.H.</i>	Seminar	17ECS86	Mr. Surenrdranath.H/Mr. Lokesh.K.S <i>S.H./L.K.S.</i>
Machine Learning	17EC834				

Signature: *[Signature]*
**Timetable Cordinators: Designation: Mrs.Suvarna S Patil
 Asst.Prof /MrsChinna V Gowdar Asst.Prof**

Signature: *[Signature]*
**Approved by: Dr. Savita Sonoli
 Designation: Vice Principal & HOD**

Signature: *[Signature]*
PRINCIPAL



**Rao Bahadur Y Mahabaleswara Engineering College,
Cantonment, Ballari.**

**RECORD FORMATS
(ISO 9001:2008)W.E.F:19/04/2021**



Dept. of Electronics & Communication Engineering

EVEN Semester Time Table

SEM: VIII B

Branch Code: EC

Room No. : 205 (MAIN BUILDING)

DAY	9:00am - 9:55am	9:55am - 10:50am	10:50am - 11:45am	11:45am - 12:40pm	12:40pm - 1:35pm	1:35pm - 2:30pm	2:30pm - 3:25pm	3:25pm - 4:20pm	4:20pm - 5:15pm
MON	ML/RE	WC<E	BREAK	FON	ML/RE	LUNCH BREAK	PROJECT WORK/INTERNSHIP		
TUE	WC<E	ML/RE		WC<E	FON		PROJECT WORK/INTERNSHIP		
WED	FON	ML/RE		FON	WC<E		PROJECT WORK/INTERNSHIP		
THU	FON	ML/RE		WC<E			SEMINAR		
FRI	SEMINAR			SEMINAR			SEMINAR		
SAT									

Class Coordinator: Mr. Vinay.A

Subject	Sub Code	Faculty In charge	Subject	Sub Code	Faculty In charge
Wireless Cellular and LTE 4G Broadband	17EC81	Mr. Vinay.A	INTERNSHIP	17EC84	Mr. Sudharshan B.
Fiber Optics & Networks	17EC82	Mr Md. Zakirulla	Project Work	17ECP85	Dr. Prabhavathi S/ Mr. Vinay.A
Radar Engineering	17EC833	Mr. Surenrdranath.H	Seminar	17ECS86	Mrs. Chinna V Gowdar/ Mr. Sharanagouda.V. Patil
Machine Learning	17EC834				

Signature:
**Timetable Cordinators: Designation: Mrs.Suvarna S Patil
 Asst.Prof /MrsChinna V Gowdar Asst.Prof**

Signature: Head of the Department,
**Approved by: Dr. Savita Sathian
 Designation: Vice Principal & HOD**
 (Formerly Vijayanagar Engg. College)
 BELLARY-583 104

PRINCIPAL
 Y.M. Engineering College,
 (Formerly Vijayanagar Engg. College),
 Cantonment, BELLARY.